SoC Boot Up Timing Analysis using Arm System Trace Macrocell

Video Placeholder

🎥 Dieses Video ist extern eingebettet.

Duration: 00:33:05

This webi­nar focus­es on the pro­fil­ing of a boot-up process on Cortex‑A bases Sys­tem-On-Chips (SoCs), start­ing from 1st stage boot­load­ers until the start­up of a Lin­ux ker­nel; how the ARM Sys­tem Trace Macro­cell (STM) can be uti­lized for trac­ing a boot process dis­trib­uted across mul­ti­ple cores, e.g. Cor­tex-R7 boot core and Cor­tex-A53 appli­ca­tion cores.

Who: Oton Pavlic, Sys­tems Engi­neer, iSYS­TEM Labs, Slove­nia

Time­line: 

  • 2:59 Agen­da and moti­va­tion
  • 5:04 Intro­duc­tion to ARM Sys­tem Trace Macro­cell (STM)
  • 7:06 Intro­duc­tion to SoC Boot-up Process (R‑Car M3)
  • 9:24 Boot­loader Instru­men­ta­tion demo
  • 20:19 winIDEA Ana­lyz­er Con­fig­u­ra­tion
  • 22:07 Two ways of winIDEA Trace Ana­lyz­er STM Con­fig­u­ra­tion (XML file and GUI method)
  • 23:00 winIDEA Trace Ana­lyz­er STM Con­fig­u­ra­tion — GUI method
  • 25:11 Trace Record­ing and results 25:52 Con­clu­sion
  • 27:47 Answers and Ques­tions

Who should watch?

Auto­mo­tive soft­ware devel­op­ers, sys­tem archi­tects, soft­ware inte­gra­tors and test engi­neers who want to under­stand and opti­mize the tim­ing of the SoC boot-up process. This webi­nar aims at users who are devel­op­ing boot­load­ers for Cortex‑A based SoCs.

Why should you watch?

In pre­vi­ous webi­na­rs we have dis­cussed the impor­tance of tim­ing-analy­sis via hard­ware trac­ing in mod­ern appli­ca­tions. The goal of this webi­nar is to give users a full under­stand­ing of the nec­es­sary steps start­ing from the instru­men­ta­tion of the boot­load­ers, con­fig­ur­ing the trace tool until the actu­al record­ing on the tar­get SoC. The con­cept will be demon­strat­ed on a Rene­sas R‑Car H3 SoC.

About iSYSTEM

We empow­er embed­ded soft­ware engi­neers to do it right!

Our Blue­Box Tech­nol­o­gy stands for fast and easy micro­con­troller access via any kind of debug inter­face. Com­ple­ment­ed with inte­grat­ed develop­ment and test soft­ware winIDEA/testIDEA it pro­vides access to on-tar­get tim­ing infor­ma­tion. Embed­ded soft­ware engi­neers can review appli­ca­tion tim­ing, ana­lyze real-time oper­at­ing sys­tem states, and under­take code cov­er­age to prove that their prod­ucts do what they were built to do.

iSYSTEM Webinar Channel

Broad­en your knowl­edge about iSYS­TEM tool use cas­es, pos­si­bil­i­ties and chances to make your dai­ly work as an embed­ded soft­ware devel­op­er and tester eas­i­er, more effi­cient and straight­for­ward with our tech­ni­cal webi­na­rs which are pub­lished on iSYS­TEM Webi­nar Chan­nel.

Scroll to Top