TASKING C166 ELF/DWARF
APPLICATION BINARY INTERFACE
1 Revision History

- v1.0: Initial version
- v1.1: Version made available with the last v1.0 beta of the TASKING VX-toolset for C166. Switched formally to DWARF 3.0
- v1.2: Added SHF_TASKING_PROTECTED. Changed values of EF_C166_DATA_. Added return_address_register in DWARF information. Updated call stack frame section.
2 Introduction

This document describes the implementation of the ELF object format and the DWARF 3 debug information for the TASKING VX-toolset for C166. The implementation is based on:

- System V Application Binary Interface - DRAFT - 17 December 2003
  see http://www.caldera.com/developers/gabi/2003-12-17/contents.html
- DWARF Debugging Information Format, Version 3, December 20, 2005
  see http://dwarf.freestandards.org
3 ELF Implementation

3.1 ELF Header

The following paragraphs define C166 specific items in the ELF header.

3.1.1 e_ident field

The e_ident field values are defined as follows:

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>e_ident[ELFCLASS]</td>
<td>ELFCLASS32</td>
<td>Identifies 32 bit architecture.</td>
</tr>
<tr>
<td>e_ident[ELFDATA]</td>
<td>ELFDATA2LSB</td>
<td>Identifies 2’s complement little endian data encoding.</td>
</tr>
</tbody>
</table>

3.1.2 E_MACHINE

The E_MACHINE is defined as follows:

<table>
<thead>
<tr>
<th>E_MACHINE Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EM_C166</td>
<td>Infineon C16x/XC16x processor</td>
</tr>
</tbody>
</table>

3.1.3 E_FLAGS

The E_FLAGS field will be used to distinguish between memory models and extended architectures:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Type</th>
<th>Values</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-3</td>
<td>EF_C166_CORE_UNDEFINED</td>
<td>0</td>
<td>Architecture not defined</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_8X166</td>
<td>1</td>
<td>Classic 8xC166</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_C16X</td>
<td>2</td>
<td>Infineon C16x</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_ST10</td>
<td>3</td>
<td>STMicroelectronics ST10</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_ST10MAC</td>
<td>4</td>
<td>STMicroelectronics ST10 with MAC unit (e.g., ST10x272)</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_XC16X</td>
<td>5</td>
<td>Infineon XC16X</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_SUPER10</td>
<td>6</td>
<td>STMicroelectronics Super10</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_SUPER10M345</td>
<td>7</td>
<td>STMicroelectronics Super10M345 and derivatives</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CORE_C166SV1</td>
<td>8</td>
<td>Infineon C166S V1 core</td>
</tr>
<tr>
<td>4-7</td>
<td>EF_C166_DATA_UNDEFINED</td>
<td>0</td>
<td>Data model not defined</td>
</tr>
<tr>
<td></td>
<td>EF_C166_DATA_NEAR</td>
<td>1</td>
<td>Near data model</td>
</tr>
<tr>
<td></td>
<td>EF_C166_DATA_FAR</td>
<td>2</td>
<td>Far data model</td>
</tr>
<tr>
<td></td>
<td>EF_C166_DATA_SHUGE</td>
<td>3</td>
<td>Segmented huge data model</td>
</tr>
<tr>
<td></td>
<td>EF_C166_DATA_HUGE</td>
<td>4</td>
<td>Huge data model</td>
</tr>
<tr>
<td>8-10</td>
<td>EF_C166_CODE_UNDEFINED</td>
<td>0</td>
<td>Code model not defined</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CODE_HUGE</td>
<td>1</td>
<td>Code model with huge functions</td>
</tr>
<tr>
<td></td>
<td>EF_C166_CODE_NEAR</td>
<td>2</td>
<td>Code model with near functions</td>
</tr>
<tr>
<td>11</td>
<td>EF_C166_SYSTEM_STACK</td>
<td>0</td>
<td>System stack is used as default for return values</td>
</tr>
<tr>
<td></td>
<td>EF_C166_USER_STACK</td>
<td>1</td>
<td>User stack is used as default for return values</td>
</tr>
<tr>
<td>12</td>
<td>EF_C166_FLOAT_DOUBLE</td>
<td>0</td>
<td>Double precision floating point is treated as double precision</td>
</tr>
<tr>
<td></td>
<td>EF_C166_FLOAT_NODouble</td>
<td>1</td>
<td>Double precision floating point is treated as single precision</td>
</tr>
<tr>
<td>13-31</td>
<td></td>
<td>0</td>
<td>Reserved for future use</td>
</tr>
</tbody>
</table>

3.2 ELF Section Attribute Flags
Section attribute flags are defined in the sh_flags field of the section header record. The TASKING defined flags are in the SHF_MASKOS or the SFR_MASKPROC range:

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHF_MASKOS</td>
<td>0xFFF00000</td>
</tr>
<tr>
<td>SHF_MASKPROC</td>
<td>0xF0000000</td>
</tr>
<tr>
<td>SHF_TASKING_PROTECTED</td>
<td>0x08000000</td>
</tr>
<tr>
<td>SHF_TASKING_ABSOLUTE</td>
<td>0x10000000</td>
</tr>
<tr>
<td>SHF_TASKING_SEPARATE</td>
<td>0x20000000</td>
</tr>
<tr>
<td>SHF_TASKING_NOCLEAR</td>
<td>0x40000000</td>
</tr>
<tr>
<td>SHF_TASKING_PAGED</td>
<td>0x80000000</td>
</tr>
</tbody>
</table>

SHF_TASKING_PROTECTED
Sections with this flag set are protected. Sections with the SHF_TASKING_PROTECTED flag set are excluded from unreferenced section removal and duplicate section removal.

SHF_TASKING_ABSOLUTE
Sections with this flag set are absolute. The sh_addr field in the section header contains the absolute address.

SHF_TASKING_SEPARATE
Sections with the same type, attributes and name are concatenated by the linker. Sections with the SHF_TASKING_SEPARATE flag set will not be concatenated.

SHF_TASKING_NOCLEAR
These sections must have type SHT_NOBITS. Normally, sections of this type must be cleared on startup, but sections with the flag SHF_TASKING_NOCLEAR set should not be cleared.

SHF_TASKING_PAGED
Sections with this flag set are relocatable, the sh_addr field in the section header is interpreted as a page size by the linker. The section must be located within a page of this size. Pages start at a multiple of the page size. If the section name is of the form "name@group", the linker must place all sections with the same group postfix in the same page. The size of the page depends on the section type and address space.

'Max sections'
When the SHF_MERGE flag is set in combination with the SHF_TASKING_NOCLEAR flag, all sections with the same name type and flags are combined into a single section, with size equal to the largest input section. This are so-called 'max sections'.
Note that this only applies to scratch sections.

3.3 Address Spaces

Address space information for sections and symbols that is to be used by the linker is encoded in an additional field that is added to the ELF section headers and symbol table entries. If present, the value for this field must be non-zero for sections that have the SHF_ALLOC flag set. The addional address space fields are only present in relocatable ELF object files. The fields are not present in the absolute ELF file as generated by the linker.

The Section Header definition for relocatable object files:

```c
typedef struct {
    Elf32_Word      sh_name;
    Elf32_Word      sh_type;
    Elf32_Word      sh_flags;
    Elf32_Addr      sh_addr;
    Elf32_Off       sh_offset;
    Elf32_Word      sh_size;
    Elf32_Word      sh_link;
    Elf32_Word      sh_info;
    Elf32_Word      sh_addralign;
    Elf32_Word      sh_entsize;
    unsigned char   sh_addrspace;   // additional address space field
    unsigned char   sh_reserved[3]; // reserved for future use
} Elf32_Shdr;
```

The Symbol Table Entry definition for relocatable object files:

```c
typedef struct {
    Elf32_Word      st_name;
}
```
The following reserved and st_reserved fields are required to pad to a 32 bit boundary.

The following address space values are defined:

<table>
<thead>
<tr>
<th>Space</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit</td>
<td>1</td>
</tr>
<tr>
<td>bita</td>
<td>2</td>
</tr>
<tr>
<td>iram</td>
<td>3</td>
</tr>
<tr>
<td>near</td>
<td>4</td>
</tr>
<tr>
<td>far</td>
<td>5</td>
</tr>
<tr>
<td>shuge</td>
<td>6</td>
</tr>
<tr>
<td>huge</td>
<td>7</td>
</tr>
<tr>
<td>code</td>
<td>8</td>
</tr>
</tbody>
</table>

### 3.4 Relocation Expression Stack

For those situations in which the relocation value cannot be expressed as a simple symbol value plus an addend, there are three special relocation types (ELF32_R_TYPE) used to evaluate an arbitrary expression on a relocation stack. These relocation types are referred to as extended relocations. Other relocation types are ordinary relocations.

A relocation stack is a standard last-in-first-out data structure containing 32-bit values. A hosted environment must not place any arbitrary limit on the depth of the stack. An embedded environment may impose any limit on stack depth or omit the relocation stack entirely (effectively, a maximum stack depth of zero).

A target supporting the relocation expression stack must define the following relocation types in addition to the target specific relocation types:

<table>
<thead>
<tr>
<th>Relocation type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_TASKING_PUSH</td>
<td>253</td>
</tr>
<tr>
<td>R_TASKING_OPER</td>
<td>254</td>
</tr>
<tr>
<td>R_TASKING_POP</td>
<td>255</td>
</tr>
</tbody>
</table>

**R_TASKING_PUSH**

This relocation type indicates that the sum of the symbol value (the value of symbol number zero is zero) plus the signed r_addend value should be pushed onto the relocation stack.

**R_TASKING_OPER**

This relocation type defines an operation to be performed on one or more stack values. The operation is specified by the sum of the symbol value (the value of symbol number zero is zero) plus the signed r_addend value. Operations are shown in Table 8. In the table, Stack 0 indicates the value on the top of the stack, and Stack 1 indicates the value one level beneath the top of the stack.

**R_TASKING_POP**

Indicates the end of a relocation expression. When the R_TASKING_POP operation is encountered, there should be exactly one value on the stack. This value, which is consumed by this operation, becomes the new relocation value for the ordinary relocation type specified in the R_TASKING_POP relocation. The relocation type is specified by the sum of the symbol value (the value of symbol number zero is zero) plus the signed r_addend value. It is the responsibility of the relocation engine to ensure that the stack is empty after a R_TASKING_POP, before an ordinary relocation, and after linking is complete. A sequence of relocations which causes a stack underflow does not conform to this specification.

The following Relocation Stack Operations are defined:

<table>
<thead>
<tr>
<th>Relocation Type</th>
<th>Stack 0 Before Operation</th>
<th>Stack 1 Before Operation</th>
<th>Stack 0 After Operation</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>Y</td>
<td>Operation</td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---------</td>
<td>---------</td>
<td>----------------------------------</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>No operation</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>-X</td>
<td>Negation (2s complement)</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>X</td>
<td>~X</td>
<td>Bitwise NOT (1s complement)</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>X</td>
<td>!X</td>
<td>Boolean NOT (zero -&gt;1, nonzero -&gt; 0)</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Y</td>
<td>X</td>
<td>X * Y Multiplication</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Y</td>
<td>X</td>
<td>X / Y Division</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Y</td>
<td>X</td>
<td>X % Y Remainder</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Y</td>
<td>X</td>
<td>X + Y Addition</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Y</td>
<td>X</td>
<td>X - Y Subtraction</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Y</td>
<td>X</td>
<td>X &lt;&lt;&lt; Y Logical shift left</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Y</td>
<td>X</td>
<td>X &gt;&gt;&gt; Y Logical shift right</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Y</td>
<td>X</td>
<td>X &lt;&lt; Y Arithmetic shift left</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Y</td>
<td>X</td>
<td>X &gt;&gt; Y Arithmetic shift right</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Y</td>
<td>X</td>
<td>X &lt; Y 1 if X &lt; Y, otherwise 0</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>Y</td>
<td>X</td>
<td>X &lt;= Y 1 if X &lt;= Y, otherwise 0</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Y</td>
<td>X</td>
<td>X &gt; Y 1 if X &gt; Y, otherwise 0</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Y</td>
<td>X</td>
<td>X &gt;= Y 1 if X &gt; Y, otherwise 0</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>Y</td>
<td>X</td>
<td>X == Y 1 if X equals Y, otherwise 0</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>Y</td>
<td>X</td>
<td>X != Y 1 if X does not equal Y, otherwise 0</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>Y</td>
<td>X</td>
<td>X &amp; Y Bitwise AND</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>Y</td>
<td>X</td>
<td>X</td>
<td>Y Bitwise OR</td>
</tr>
<tr>
<td>21</td>
<td>Y</td>
<td>X</td>
<td>X ^ Y Bitwise XOR</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>Y</td>
<td>X</td>
<td>X &amp; Y 1 if X and Y both nonzero, otherwise 0</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>Y</td>
<td>X</td>
<td>X</td>
<td>Y 1 if X or Y or both nonzero, otherwise 0</td>
</tr>
</tbody>
</table>

Note that in most cases, the stack values are treated as unsigned. However, arithmetic shifts and logical shifts are treated differently.

Logical shift left:
Zeroes are shifted in on the right.

Logical shift right:
Zeroes are shifted in on the left.

Arithmetic shift left:
Zeroes are shifted in on the right, and the most significant bit is always unaffected. Arithmetic shift right: Copies of the most significant bit are shifted in on the left.
The C166 tool chain uses DWARF for passing HLL debug information from the compiler to the debugger.

### 4.1 DWARF register mapping

DWARF represents register names effectively as small integers. These numbers are used in the OP_REG and OP_BASEREG atoms to locate values. The mapping of DWARF register numbers to the C166 register set is as follows.

<table>
<thead>
<tr>
<th>Register</th>
<th>Atom</th>
<th>Ranges</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>a = n</td>
<td>0 &lt;= n &lt;= 15; 0 &lt;= a &lt;= 15</td>
</tr>
<tr>
<td>RLn</td>
<td>a = 16 + n*2</td>
<td>0 &lt;= n &lt;= 7; 16 &lt;= a &lt;= 30 (even)</td>
</tr>
<tr>
<td>RHn</td>
<td>a = 17 + n*2</td>
<td>0 &lt;= n &lt;= 7; 17 &lt;= a &lt;= 31 (odd)</td>
</tr>
<tr>
<td>Rn.m</td>
<td>a = 32 + n*16 + m</td>
<td>0 &lt;= n &lt;= 15; 0 &lt;= m &lt;= 15; 32 &lt;= a &lt;= 287</td>
</tr>
<tr>
<td>USR0</td>
<td>a</td>
<td>a = 288</td>
</tr>
<tr>
<td>SP</td>
<td>a</td>
<td>a = 289</td>
</tr>
<tr>
<td>MAC</td>
<td>a</td>
<td>a = 290</td>
</tr>
<tr>
<td>MAH</td>
<td>a</td>
<td>a = 291</td>
</tr>
<tr>
<td>MAL</td>
<td>a</td>
<td>a = 292</td>
</tr>
<tr>
<td>MAE</td>
<td>a</td>
<td>a = 293</td>
</tr>
<tr>
<td>MRW</td>
<td>a</td>
<td>a = 294</td>
</tr>
<tr>
<td>IDX0</td>
<td>a</td>
<td>a = 295</td>
</tr>
<tr>
<td>IDX1</td>
<td>a</td>
<td>a = 296</td>
</tr>
<tr>
<td>QX0</td>
<td>a</td>
<td>a = 297</td>
</tr>
<tr>
<td>QX1</td>
<td>a</td>
<td>a = 298</td>
</tr>
<tr>
<td>QR0</td>
<td>a</td>
<td>a = 299</td>
</tr>
<tr>
<td>QR1</td>
<td>a</td>
<td>a = 300</td>
</tr>
<tr>
<td>CF Info return_address_register</td>
<td>a</td>
<td>a = 301</td>
</tr>
<tr>
<td>IP</td>
<td>a</td>
<td>a = 302</td>
</tr>
<tr>
<td>CSP</td>
<td>a</td>
<td>a = 303</td>
</tr>
<tr>
<td>SPSEG</td>
<td>a</td>
<td>a = 304</td>
</tr>
<tr>
<td>DPP0</td>
<td>a</td>
<td>a = 305</td>
</tr>
<tr>
<td>DPP1</td>
<td>a</td>
<td>a = 306</td>
</tr>
<tr>
<td>DPP2</td>
<td>a</td>
<td>a = 307</td>
</tr>
<tr>
<td>DPP3</td>
<td>a</td>
<td>a = 308</td>
</tr>
</tbody>
</table>

Note: the “CF Info return_address_register” register has been specified to prevent the number from being used for a regular register in the future, which could potentially confuse debuggers when reading older objects where the number would have been used for the return_address_register instead of the regular register in the call frame information. The return_address_register is virtual and it is not intended to show up in any DWARF expression.

### 4.2 Function Attributes

Function attributes describing the combination of memory model, stack model and other calling convention details, are conveyed with additional tool-chain specific values using the DWARF calling convention attribute DW_AT_calling_convention.

#### 4.2.1 DWARF Function Calling Convention

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Symbolic Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>DW_CC_normal</td>
<td>Huge function model, return address on system stack (default)</td>
</tr>
<tr>
<td>0x02</td>
<td>DW_CC_program</td>
<td>Not used (see DWARF 3 specification)</td>
</tr>
<tr>
<td>0x03</td>
<td>DW_CC_nocall</td>
<td>Not used (see DWARF 3 specification)</td>
</tr>
</tbody>
</table>
4.3 TASKING Type Qualifier Extensions

**TASKING Type Qualifiers Extension Encoding**

The additional C type qualifiers are specified using the `DW_AT_address_class` attribute.

<table>
<thead>
<tr>
<th>Qualifier</th>
<th>Value</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>__bita</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>__near</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>__far</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>__shuge</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>__huge</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>__code</td>
<td>6</td>
<td>not really used; is implicit for functions</td>
</tr>
</tbody>
</table>

4.4 Call frame information

The following information should be read in conjunction with the definitions in Section 6.4 of the DWARF standard document.

4.4.1 Call Stack and Memory Models

The size and the save area of the return address differ across the various memory models. This has to be reflected by the debug info for the debugger to be able to walk up the stack.

**Basic Facts**

- Each stack word is 16 bits in size.
- The return address consists basically of CSP:IP. Yet in some memory models only IP will be pushed on the stack. Likewise, the stack where the return address is pushed is also memory model dependent.
- Some derivatives use SPSEG to determine which segment is used for the system stack, while other derivatives omit an SPSEG register altogether.
- R15 is combined with one of four DPP registers. The top 2 bits of R15 select the DPP register, and DPP\_i is shifted 2 bits to the right before combining.
- CSP does not change for the duration of one function.

**Pending Issues**

- Functions where variable length arrays (VLA) are used, switch to using R8 as the frame pointer in order to access automatic variables, while R15 still acts as SP. However, R15 is changed based on run-time data, when resizing VLAs, which cannot be determined at compile time. Therefore in VLA situations R8 should be used in the CFA calculations.
- Infrequently the C compiler needs to save the PSW register to the system stack for a very short period of time, causing the SP register to change in value. These so-called stack deltas also need to be reflected in the call frame information.

**Known Limitations**

- When single-stepping individual instructions into a function call in a user-stack model application, the return address is pushed onto the user-stack using multiple instructions. For these instructions no call frame information is
issued, causing call frame information to be insufficient for stack walking or saved register retrieval when halting anywhere in such a push sequence.

Near Functions, Return Address on System-Stack

<table>
<thead>
<tr>
<th>Saved value</th>
<th>Stack</th>
</tr>
</thead>
<tbody>
<tr>
<td>Return address</td>
<td>SP stack</td>
</tr>
<tr>
<td>Local automatic variables</td>
<td>R15 stack</td>
</tr>
<tr>
<td>CPU registers</td>
<td>R15 stack</td>
</tr>
</tbody>
</table>

Stack Layout

+0 | IP

Huge Functions, Return Address on System-Stack

<table>
<thead>
<tr>
<th>Saved value</th>
<th>Stack</th>
</tr>
</thead>
<tbody>
<tr>
<td>Return address</td>
<td>SP stack</td>
</tr>
<tr>
<td>Local automatic variables</td>
<td>R15 stack</td>
</tr>
<tr>
<td>CPU registers</td>
<td>R15 stack</td>
</tr>
</tbody>
</table>

Stack Layout

+2 | CSP
+0 | IP

Near Functions, Return Address on User-Stack

<table>
<thead>
<tr>
<th>Saved value</th>
<th>Stack</th>
</tr>
</thead>
<tbody>
<tr>
<td>Return address</td>
<td>R15 stack</td>
</tr>
<tr>
<td>Local automatic variables</td>
<td>R15 stack</td>
</tr>
<tr>
<td>CPU registers</td>
<td>R15 stack</td>
</tr>
</tbody>
</table>

Stack Layout

+0 | IP

Huge functions, Return Address on User-Stack

<table>
<thead>
<tr>
<th>Saved value</th>
<th>Stack</th>
</tr>
</thead>
<tbody>
<tr>
<td>Return address</td>
<td>R15 stack</td>
</tr>
<tr>
<td>Local automatic variables</td>
<td>R15 stack</td>
</tr>
<tr>
<td>CPU registers</td>
<td>R15 stack</td>
</tr>
</tbody>
</table>

Stack Layout

+2 | CSP
+0 | IP

Interrupt Functions

<table>
<thead>
<tr>
<th>Saved value</th>
<th>Stack</th>
</tr>
</thead>
<tbody>
<tr>
<td>Return address</td>
<td>SP stack</td>
</tr>
<tr>
<td>Local automatic variables</td>
<td>R15 stack</td>
</tr>
<tr>
<td>CPU registers</td>
<td>SP stack</td>
</tr>
</tbody>
</table>

Stack Layout

+4 | PSW
4.4.2 Self-containedness

The compiler generates the call frame information in such a way that no information from sections other than `.debug_frame` should be required to produce a stack trace. For example, it should not be necessary to look up DW_AT_calling_convention attributes.

4.4.3 Definition of CFA

The canonical frame address (CFA) for an address A belonging to function foo is defined as follows:

- If foo has the __interrupt attribute, the CFA expression associated with A evaluates to the value that the system stack pointer (SP or SP combined with SPSEG) had just before the interrupt occurred. If no system stack manipulations happen in foo itself, the CFA expression will therefore come down to “SP + 6” or “SP + 4” (if no SPSEG), depending on the SGTDIS bit.
- If foo is the _cstart function, the CFA expression evaluates to the initial value of the system stack pointer, i.e. “top of system stack”.
- For all other kinds of functions, the CFA expression at A evaluates to the value that the user stack pointer (R15 combined with the appropriate DPP register) had just before the call (or jump) that led to the invocation of foo. This is always the value before the return address was pushed on the stack, so in the below example for the user stack model, the CFA expression at _foo is “R15 + 4” (ignoring the DPP registers), i.e. the CFA is equal to the value that R15 had at _71, not at _73.

```
_71: movw r8,#@seg(_74)
movw [-r15],r8
movw r8,#@sof(_74)
movw [-r15],r8
_73: jmp _foo
_74:

_foo: .proc far
mov r4, r2
mov r12, [r15+]
mov r11, [r15+]
atomic #0x3
push r11
push r12
ret
```

It should be emphasized that in general debuggers do not actually have to know with which of the two stacks the CFA is associated in a given function, because it is an abstract concept. However, it may be referenced from a location expression via DW_OP_call_frame_cfa. A related point is that the CFA and the DW_AT_frame_base are often related, but they should not be equated.

4.4.4 Determining stack pointer values

The values of the system (SP) and user (R15) stack pointer registers in higher frames can be determined in exactly the same way as those of other registers. For example, an empty huge function will have a rule

```
DW_CFA_val_expression: reg=289, expr=bregx 289 offset=4
```

which states that the value of SP (289) in this frame’s caller is this frame’s SP value plus 4, i.e. the “stack delta” is 4. The same applies to R15.