

Last updated: 2007-02-26 11:54

# TASKING C166 ELF/DWARF APPLICATION BINARY INTERFACE

Document ID	119-EDABI
Status	Released
Version	1.3
Date	2007-02-26

# **1 Revision History**

- v1.0: Initial version
- v1.1: Version made available with the last v1.0 beta of the TASKING VX-toolset for C166. Switched formally to DWARF 3.0
- v1.2: First used in TASKING VX-toolset for C166 v2.1r1. Added SHF\_TASKING\_PROTECTED. Changed values of EF\_C166\_DATA\_\*. Added return\_address\_register in DWARF information. Updated call stack frame section.
- v1.3: First used in TASKING VX-toolset for C166 v2.1r2. Removed RLn, RHn and Rn.m from the DWARF register mapping. Updated call stack frame section. Many changes in the DWARF Call Frame Information

# **2 Introduction**

This document describes the implementation of the ELF object format and the DWARF 3 debug information for the TASKING VX-toolset for C166. The implementation is based on:

- System V Application Binary Interface DRAFT 17 December 2003 see http://www.caldera.com/developers/gabi/2003-12-17/contents.html
- DWARF Debugging Information Format, Version 3, December 20, 2005 see http://dwarf.freestandards.org

# **3 ELF Implementation**

# 3.1 ELF Header

The following paragraphs define C166 specific items in the ELF header.

### 3.1.1 e\_ident field

The e\_ident field values are defined as follows:

Field Value Description		Description
e_ident[EI_CLASS]	ELFCLASS32	Identifies 32 bit architecture.
e_ident[EI_DATA]	ELFDATA2LSB	Identifies 2's complement little endian data encoding.

### 3.1.2 E\_MACHINE

The E\_MACHINE is defined as follows:

E_MACHINE	Value	Description
EM_C166	116	Infineon C16x/XC16x processor

### 3.1.3 E\_FLAGS

The E\_FLAGS field will be used to distinguish between memory models and extended architectures:

Bit	Туре	Values	Meaning
0-3	EF_C166_CORE_UNDEFINED	0	Architecture not defined
	EF_C166_CORE_8X166	1	Classic 8xC166
	EF_C166_CORE_C16X	2	Infineon C16x
	EF_C166_CORE_ST10	3	STMicroelectronics ST10
	EF_C166_CORE_ST10MAC	4	STMicroelectronics ST10 with MAC unit (e.g., ST10x272)
	EF_C166_CORE_XC16X	5	Infineon XC16X
	EF_C166_CORE_SUPER10	6	STMicroelectronics Super10
	EF_C166_CORE_SUPER10M345	7	STMicroelectronics Super10M345 and derivatives
	EF_C166_CORE_C166SV1	8	Infineon C166S V1 core
		9-15	reserved for future use
4-7	EF_C166_DATA_UNDEFINED	0	Data model not defined
	EF_C166_DATA_NEAR	1	Near data model
	EF_C166_DATA_FAR	2	Far data model
	EF_C166_DATA_SHUGE	3	Segmented huge data model
	EF_C166_DATA_HUGE	4	Huge data model
		5-15	reserved for future use
8-10	EF_C166_CODE_UNDEFINED	0	Code model not defined
	EF_C166_CODE_HUGE	1	Code model with huge functions
	EF_C166_CODE_NEAR	2	Code model with near functions
		3-7	reserved for future use

11	EF_C166_SYSTEM_STACK	0	System stack is used as default for return values
	EF_C166_USER_STACK	1	User stack is used as default for return values
12	EF_C166_FLOAT_DOUBLE	0	Double precission floating point is treated as double precission
	EF_C166_FLOAT_NODOUBLE	1	Double precission floating point is treated as single precission
13-3	1	0	Reserved for future use

# 3.2 ELF Section Attribute Flags

Section attribute flags are defined in the sh\_flags field of the section header record. The TASKING defined flags are in the SHF\_MASKOS or the SFR\_MASKPROC range:

Name	Value
SHF_MASKOS	0x0FF00000
SHF_MASKPROC	0xF0000000
SHF_TASKING_PROTECTED	0×08000000
SHF_TASKING_ABSOLUTE	0×1000000
SHF_TASKING_SEPARATE	0×20000000
SHF_TASKING_NOCLEAR	0×40000000
SHF_TASKING_PAGED	0×80000000

#### SHF\_TASKING\_PROTECTED

Sections with this flag set are protected. Sections with the SHF\_TASKING\_PROTECTED flag set are excluded from unreferenced section removal and duplicate section removal.

SHF\_TASKING\_ABSOLUTE

Sections with this flag set are absolute. The sh\_addr field in the section header contains the absolute address.

SHF\_TASKING\_SEPARATE

Sections with the same type, attributes and name are concatenated by the linker. Sections with the SHF TASKING SEPARATE flag set will not be concatenated.

#### SHF\_TASKING\_NOCLEAR

These sections must have type SHT\_NOBITS. Normally, sections of this type must be cleared on startup, but sections with the flag SHF\_TASKING\_NOCLEAR set should not be cleared.

#### SHF\_TASKING\_PAGED

Sections with this flag set are relocatable, the sh\_addr field in the section header is interpreted as a page size by the linker. The section must be located within a page of this size. Pages start at a multiple of the page size. If the section name is of the form "name@group", the linker must place all sections with the same group postfix in the same page. The size of the page depends on the section type and address space.

#### 'Max sections'

When the SHF\_MERGE flag is set in combination with the SHF\_TASKING\_NOCLEAR flag, all sections with the same name type and flags are combined into a single section, with size equal to the largest input section. This are so-called 'max sections'.

Note that this only applies to scratch sections.

### **3.3 Address Spaces**

Address space information for sections and symbols that is to be used by the linker is encoded in an additional field that is added to the ELF section headers and symbol table entries. If present, the value for this field must be non-zero for sections that have the SHF\_ALLOC flag set. The addional address space fields are only present in relocatable ELF object files. The fields are not present in the absolute ELF file as generated by the linker.

The Section Header definition for relocatable object files:

I	
typedef struct {	
Elf32_Word	sh_name;
Elf32_Word	sh_type;
Elf32_Word	sh_flags;
Elf32_Addr	sh_addr;
Elf32_Off	sh_offset;
Elf32_Word	sh_size;
Elf32_Word	sh_link;
Elf32_Word	sh_info;
Elf32_Word	sh_addralign;
Elf32_Word	sh_entsize;
unsigned char	<pre>sh_addrspace; // additional address space field</pre>
unsigned char	sh_reserved[3]; // reserved for future use
} Elf32_Shdr;	
l	• • • • • • • • • • • • • • • • • • • •

The Symbol Table Entry definition for relocatable object files:

```
_____
                                           _____
_____
typedef struct {
      Elf32_Word
                  st_name;
                st_value;
      Elf32_Addr
      Elf32_Word st_size;
unsigned char st_info;
      unsigned char st_other;
                  st_shndx;
      Elf32_Half
     unsigned char st_addrspace;
                              // additional address space field
     unsigned char st_reserved[3]; // reserved for future use
} Elf32_Sym;
```

The sh\_reserved and st\_reserved fields are required to pad to a 32 bit boundary.

The following address space values are defined:

Space	Value
bit	1
bita	2
iram	3
near	4
far	5
shuge	6
huge	7
code	8

### **3.4 Relocation Expression Stack**

For those situations in which the relocation value cannot be expressed as a simple symbol value plus an addend, there are three special relocation types (ELF32\_R\_TYPE) used to evaluate an arbitrary expression on a relocation stack. These relocation types are referred to as extended relocations. Other relocation types are ordinary relocations.

A relocation stack is a standard last-in-first-out data structure containing 32-bit values. A hosted environment must not place any arbitrary limit on the depth of the stack. An embedded environment may impose any limit on stack depth or omit the relocation stack entirely (effectively, a maximum stack depth of zero).

A target supporting the relocation expression stack must define the following relocation types in addition to the target specific relocation types:

Relocation type	Value
R_TASKING_PUSH	253
R_TASKING_OPER	254
R_TASKING_POP	255

#### R\_TASKING\_PUSH

This relocation type indicates that the sum of the symbol value (the value of symbol number zero is zero) plus the signed r\_addend value should be pushed onto the relocation stack.

#### R\_TASKING\_OPER

This relocation type defines an operation to be performed on one or more stack values. The operation is specified by the sum of the symbol value (the value of symbol number zero is zero) plus the signed r\_addend value. Operations are shown in Table 8. In the table, Stack 0 indicates the value on the top of the stack, and Stack 1 indicates the value one level beneath the top of the stack.

#### **R\_TASKING\_POP**

Indicates the end of a relocation expression. When the R\_TASKING\_POP operation is encountered, there should be exactly one value on the stack. This value, which is consumed by this operation, becomes the new relocation value for the ordinary relocation type specified in the R\_TASKING\_POP relocation. The relocation type is specified by the sum of the symbol value (the value of symbol number zero is zero) plus the signed r\_addend value It is the responsibility of the relocation engine to ensure that the stack is empty after a R\_TASKING\_POP, before an ordinary relocation, and after linking is complete. A sequence of relocations which causes a stack underflow does not conform to this specification.

Relocation Value	Stack 0 Before Operation	Stack 1 Before Operation	Stack 0 After Operation	Operation
0	Х		Х	No operation
1	Х		-X	Negation (2s complement)
2	Х		~X	Bitwise NOT (1s complement)
3	Х		!X	Boolean NOT (zero ->1, nonzero -> 0)
4	Y	Х	X * Y	Multiplication
5	Y	Х	X / Y	Division
6	Y	Х	X % Y	Remainder
7	Y	Х	X + Y	Addition
8	Y	Х	X - Y	Subtraction
9	Y	Х	X <<< Y	Logical shift left
10	Y	Х	X >>> Y	Logical shift right
11	Y	Х	X << Y	Arithmetic shift left
12	Y	Х	X >> Y	Arithmetic shift right
13	Y	Х	X < Y	1 if X < Y, otherwise 0
14	Y	Х	X <= Y	1 if X <= Y, otherwise 0
15	Y	Х	X > Y	1 if X > Y, otherwise 0
16	Y	Х	X >= Y	1 if X >= Y, otherwise 0
17	Y	Х	X == Y	1 if X equals Y, otherwise 0
18	Y	Х	X != Y	1 if X does not equal Y, otherwise 0
19	Y	Х	X & Y	Bitwise AND
20	Y	х	X   Y	Bitwise OR
21	Y	х	X ^ Y	Bitwise XOR
22	Y	х	X && Y	1 if X and Y both nonzero, otherwise 0
23	Y	х	X     Y	1 if X or Y or both nonzero, otherwise 0

The following Relocation Stack Operations are defined:

Note that in most cases, the stack values are treated as unsigned. However, arithmetic shifts and logical shifts are treated differently.

Logical shift left: Zeroes are shifted in on the right.

Logical shift right: Zeroes are shifted in on the left.

Arithmetic shift left:

Zeroes are shifted in on the right, and the most significant bit is always unaffected. Arithmetic shift right: Copies of the most significant bit are shifted in on the left.

# **4 DWARF Debug Information**

The C166 tool chain uses DWARF for passing HLL debug information from the compiler to the debugger.

### 4.1 DWARF register mapping

DWARF represents register names effectively as small integers. These numbers are used in the OP\_REG and OP\_BASEREG atoms to locate values. The mapping of DWARF register numbers to the C166 register set is as follows.

Register	Atom	Ranges
Rn	a = n	0 < = n < = 15; 0 < = a < = 15
USR0	а	a = 288
SP	а	a = 289
MAC	а	a = 290
МАН	а	a = 291
MAL	а	a = 292
MAE	а	a = 293
MRW	а	a = 294
IDX0	а	a = 295
IDX1	а	a = 296
QX0	а	a = 297
QX1	а	a = 298
QR0	а	a = 299
QR1	а	a = 300
CF Info return_address_register	а	a = 301
IP	а	a = 302
CSP	а	a = 303
SPSEG	а	a = 304
DPP0	а	a = 305
DPP1	а	a = 306
DPP2	а	a = 307
DPP3	а	a = 308

Note: the "CF Info return\_address\_register" register value has been defined to prevent the number from being used for a regular register in the future. Otherwise debuggers could run into problems when reading older objects where the number used for the return\_address\_register in the call frame information would overlap with a regular register's number in newer objects. The "CF Info return\_address\_register" is a virtual register and it is not intended to show up in any DWARF expression.

### **4.2 Function Attributes**

Function attributes describing the combination of memory model, stack model and other calling convention details, are conveyed with additional tool-chain specific values using the DWARF calling convention attribute DW\_AT\_calling\_convention.

### 4.2.1 DWARF Function Calling Convention

Encoding	Symbolic Value	Meaning
0×01	DW_CC_normal	Huge function model, return address on system stack (default)
0×02	DW_CC_program	Not used (see DWARF 3 specification)
0×03	DW_CC_nocall	Not used (see DWARF 3 specification)
0×65	DW_CC_interrupt	Function is an interrupt handler, return address on system stack
0×66	DW_CC_near_system_stack	Near function model, return address on system stack
0×67	DW_CC_near_user_stack	Near function model, return address on user stack
0×68	DW_CC_huge_user_stack	Huge function model, return address on user stack

# 4.3 TASKING Type Qualifier Extensions

TASKING Type Qualifiers Extension Encoding

The additional C type qualifiers are specified using the DW\_AT\_address\_class attribute.

Qualifier	Value	Remark
bita	1	
near	2	
far	3	
shuge	4	
huge	5	
code	6	not really used; is implicit for functions

## 4.4 Call Frame Information

The following information should be read in conjunction with the definitions in Section 6.4 of the DWARF standard document.

### 4.4.1 Call Stack and Memory Models

The size and the save area of the return address differ across the various memory models. This has to be reflected by the debug info for the debugger to be able to walk up the stack.

### **Basic Facts**

- Each stack word is 16 bits in size.
- Conceptually, the return address consists basically of CSP:IP, but for "near" functions only IP will be pushed on the stack, meaning that the callee's CSP value is the same as the caller's then.
- Whether the return address is pushed on the system stack or the user stack depends on several factors. See the tables below.
- CSP does not change for the duration of one function.

### **Pending Issues**

- Functions where variable length arrays (VLA) are used, switch to using R8 as the frame pointer in order to access automatic variables, while R15 still acts as SP. However, R15 is changed based on run-time data, when resizing VLAs, which cannot be determined at compile time. Therefore in VLA situations R8 should be used in the CFA calculations.
- Infrequently the C compiler needs to save the PSW register to the system stack for a very short period of time, causing

the SP register to change in value. These so-called stack deltas also need to be reflected in the call frame information.

#### **Known Limitations**

When single-stepping individual instructions into a function call in a user-stack model application, the return address is pushed onto the user-stack using multiple instructions. For these instructions no call frame information is issued, causing call frame information to be insufficient for stack walking or saved register retrieval when halting anywhere in such a push sequence.

#### Near Functions, Return Address on System-Stack

The below applies to functions explicitly or implicitly qualified \_\_\_\_\_near \_\_\_\_nousm.

Saved value	Stack
Return address	SP stack
Local automatic variables	R15 stack
CPU registers	R15 stack

System Stack Layout	
+0	IP

### Huge Functions, Return Address on System-Stack

The below applies to functions explicitly or implicitly qualified \_\_huge \_\_nousm.

Saved value	Stack
Return address	SP stack
Local automatic variables	R15 stack
CPU registers	R15 stack

System Stack Layout	
+2	CSP
+0	IP

### Near Functions, Return Address on User-Stack

The below applies to functions explicitly or implicitly qualified \_\_\_\_\_near \_\_\_usm.

Saved value	Stack
Return address	R15 stack (IP only, i.e. 16 bits)
Local automatic variables	R15 stack
CPU registers	R15 stack

User Stack Layout	
+0	IP

### Huge functions, Return Address on User-Stack

The below applies to functions explicitly or implicitly qualified \_\_huge \_\_usm.

Saved value	Stack
Return address	R15 stack
Local automatic variables	R15 stack
CPU registers	R15 stack

#### User Stack Layout

+2	CSP
+0	IP

#### **Interrupt Functions**

The below applies to functions qualified \_\_interrupt(\*).

Saved value	Stack
Return address	SP stack
Local automatic variables	R15 stack
CPU registers	SP stack

System Stack Layout		
+4	PSW	
+2	CSP	
+0	IP	

### 4.4.2 Self-containedness

The compiler generates the call frame information in such a way that no information from sections other than .debug\_frame should be required to produce a stack trace. For example, it should not be necessary to look up DW\_AT\_calling\_convention attributes.

### 4.4.3 Addresses

A crucial point is that everywhere that an address is the final value to be calculated or used to read from memory (e.g. as the operand of a DW\_OP\_deref), it *must* be assumed to be a 32-bit linear byte address. This differs from how the processor itself behaves, i.e. as will also be mentioned further below, effects like page addressing or the use of SPSEG are all made "explicit" in the debug information.

This makes the debug information more complex, but has the advantage of requiring far fewer target-dependent code in the debugger.

### 4.4.4 Definition of CFA

For each address within a function with debug information, there should be a DWARF rule defining the so-called canonical frame address (CFA). Depending on the type of the function, this CFA may be associated with either the system stack or the user stack. This document does *not* describe how the CFA is defined for a given function type, and this may in fact change in the future without notice.

This is not a problem because the CFA is merely an abstract concept that does little more than help compress the stack unwinding rule table. As long as debuggers use the DWARF information correctly, they should not need a definition of the CFA. However, it is defined here that the CFA rule can always be assumed to evaluate to a quantity that represents a 32-bit linear address. This is in line with what was stipulated in Section "Addresses" above.

It is also noted that the CFA may be referenced from a location expression via DW\_OP\_call\_frame\_cfa. A related point is that the CFA and the DW\_AT\_frame\_base are often related, but they should not be equated.

### 4.4.5 Determining the Return Address

The return address is defined by means of a "virtual" register. (As shown in the tabe above, this is now register 301, but debugger implementers are advised to just use the number specified in the Common Information Entry (CIE).)

The return address can be calculated using the appropriate rule in the standard way. It is stipulated here that the calculated quantity is always a 32-bit linear address, *also* for near functions, where the actual value saved on the stack is only 16 bits wide. In other words, the width of this virtual register is 32 bits in the same way that the width of R0 is 16 bits. (This is in line with what was stipulated in Section "Addresses" above.) Knowing this width is necessary in particular when the rule for the return address defines a memory location (as opposed to a value): 32 bits must be read from that location.

When a function has debug information, but there is no rule for the return address register or it is explicitly DW\_CFA\_undefined, that function is the topmost function on the stack. (That is, stack unwinding should stop there.)

### 4.4.6 Determining Stack Pointer Register Values

The values of the system (SP) and user (R15) stack pointer registers in higher frames can be determined in exactly the same way as those of other registers. For example, an empty huge function will have a rule

DW\_CFA\_val\_expression: reg=289, expr=bregx 289 offset=4

which states that the value of SP (289) in this frame's caller is this frame's SP value plus 4, i.e. the "stack delta" is 4. The same applies to R15.

Note that although SP and R15 are used as stack pointers, the values calculated from these rules should *not* be confused with the "abstract", 32-bit wide stack pointers. The rules simply yield 16-bit values in exactly the same way as they do for e.g. R0.

### 4.4.7 SPSEG

Some derivatives use SPSEG to determine which segment is used for the system stack, while other derivatives do not have this SPSEG register. This should be entirely transparent to the debugger implementer because SPSEG is referenced in the appropriate rules only where and when necessary.

### 4.4.8 Near Data Addresses

When R15 is used as a (stack) pointer by the processor itself (e.g. when pushing or popping), the processor uses one of four DPP registers to determine the linearized address. This page addressing is implicit then, but as already mentioned in Section "Addresses" above, in the call frame information it is encoded explicitly in the DWARF expression. That is, where necessary bits 14 and 15 of R15 are extracted to select a DPP register and this is combined with bits 0...13. This results in fairly long DWARF expressions (which even use branches), but it has the advantage of being entirely transparent to the debugger, as long as it can handle these complex DWARF expressions correctly.