

MA160-857 (v1.1r1) September 23, 2021

Copyright © 2021 TASKING BV.

All rights reserved. You are permitted to print this document provided that (1) the use of such is for personal use only and will not be copied or posted on any network computer or broadcast in any media, and (2) no modifications of the document is made. Unauthorized duplication, in whole or part, of this document by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of TASKING BV. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties, including fines and/or imprisonment. TASKING[®] and its logo are registered trademarks of TASKING Germany GmbH. All other registered or unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.

Table of Contents

Manual Purpose and Structure	v
1. Installing the Software	1
1.1. Installation for Windows	1
1.2. Licensing	1
1.2.1. Obtaining a License	3
1.2.2. Frequently Asked Questions (FAQ)	3
1.2.3 Installing a License	
2 Introduction to the TASKING Embedded Profiler	9
21 Trace Support	11
211 MCDS	13
	1/
2.1.2. Imminues	1/
	. 14
	14
3. Iutoriai	17
3.1. Prepare Demo Project in Eclipse	. 18
3.2. Analyze Project in TASKING Embedded Profiler	. 20
3.3. Fix the Problem	. 31
3.4. Verify Fix in TASKING Embedded Profiler	. 32
3.5. Compare Results	. 34
3.6. Export Results	. 35
4. Effects on Profiling Analysis Results	37
4.1. Differences in Analysis Results Due to Compiler and Linker Optimizations	. 37
4.1.1. Tail Call Optimization	37
4.1.2. Code Compaction (Reverse Inlining)	39
4.1.3. Automatic Function Inlining	. 39
4.1.4. Delete Duplicate Code and Delete Duplicate Constant Data	39
4.2. Effects of Interrupt Handlers on Interrupted Functions	40
5. Using the TASKING Embedded Profiler	41
5.1. Bun the Embedded Profiler in Interactive Mode	41
5.2 Bun the Embedded Profiler from the Command Line	42
5.2.1 Command Line Tutorial	/13
5.3 What to Do if Your Application Does not Start on a Board?	5
6 Poferonce	0
6.1 Sottings Dialog	1
6.2 Applysis Paralog	. 41 10
6.2. Alialysis Scope Fage	. 40
6.3. Run Divia Load Analysis Dialog	52
6.4. Progress Dialog	53
6.5. Summary Tab	. 54
6.5.1. Configuration	. 56
6.5.2. Info	. 56
6.5.3. Performance Hotspots Clocks	. 58
6.5.4. Source Coverage	. 59
6.5.5. ICache Miss Count	. 59
6.5.6. DCache Miss Count	. 59
6.5.7. Memory Access	. 60
6.5.8. Memory Conflicts	. 61
6.5.9. DMA	61
6.5.10. DMA Channel	. 62

6.5.11. DMA Per Period	63
6.5.12. DMA Channel Per Period	63
6.6. Functions Tab	64
6.7. Source Lines Tab	65
6.8. Instructions Tab	66
6.9. Memory Access Tab	66
6.10. Memory Conflicts Tab	68
6.11. Source Tab	68
6.12. Disassembly Tab	69
6.13. Raw Trace Data Tab	71
6.14. DMA Load Tab	74
6.15. Timeline Tab	75

Manual Purpose and Structure

Manual Purpose

You should read this manual if you want to know:

- · how to use the TASKING Embedded Profiler
- the features of the TASKING Embedded Profiler

Manual Structure

Chapter 1, Installing the Software

Explains how to install and license the TASKING Embedded Profiler.

Chapter 2, Introduction to the TASKING Embedded Profiler

Contains an introduction to the TASKING Embedded Profiler and contains an overview of the features.

Chapter 3, Tutorial

Contains a step-by-step tutorial how to use the demo projects with the TASKING Embedded Profiler.

Chapter 4, Effects on Profiling Analysis Results

Describes the differences in analysis results due to compiler optimizations and explains the effects of interrupt handlers on interrupted functions.

Chapter 5, Using the TASKING Embedded Profiler

Explains how to use the TASKING Embedded Profiler. You can run the TASKING Embedded Profiler in two ways, via an interactive graphical user interface (GUI) or via the command line.

Chapter 6, Reference

Contains an overview of all the fields and columns in an analysis result output.

Related Publications

- · Getting Started with the TASKING VX-toolset for TriCore
- TASKING VX-toolset for TriCore User Guide
- AURIX™ TC21x/TC22x/TC23x Family User's Manual, V1.1 [2014-12, Infineon]
- AURIX[™] TC26x A-Step User's Manual, V1.1 [2013-12, Infineon]
- AURIX[™] TC26x B-Step User's Manual, V1.2 [2014-02, Infineon]
- AURIX[™] TC27x User's Manual, V1.4 [2013-11, Infineon]

- AURIX™ TC27x B-Step User's Manual, V1.4.1 [2014-02, Infineon]
- AURIX™ TC27x C-Step User's Manual, V2.2 [2014-12, Infineon]
- AURIX™ TC27x D-Step User's Manual, V2.2 [2014-12, Infineon]
- AURIX™ TC29x A-Step User's Manual, V1.1.1 [2014-01, Infineon]
- AURIX™ TC29x B-Step User's Manual, V1.3 [2014-12, Infineon]
- AURIX™ TC3xx Target Specification, V2.5.1 [2018-04, Infineon]
- AURIX™ TC3xx User's Manual, V2.0.0 [2021-02, Infineon]
- AURIX[™] TC33xEXT User's Manual Appendix, V1.6.0 [2020-08, Infineon]
- AURIX™ TC35x User's Manual Appendix, V1.6.0 [2020-08, Infineon]
- AURIX™ TC37x User's Manual Appendix, V1.6.0 [2020-08, Infineon]
- AURIX™ TC37xEXT User's Manual Appendix, V1.6.0 [2020-08, Infineon]
- AURIX™ TC38x User's Manual Appendix, V1.6.0 [2020-08, Infineon]
- AURIX™ TC39x-B User's Manual Appendix, V1.6.0 [2020-08, Infineon]

Chapter 1. Installing the Software

This chapter guides you through the installation process of the TASKING[®] Embedded Profiler. It also describes how to license the software.

In this manual, TASKING Embedded Profiler and Embedded Profiler are used as synonyms.

1.1. Installation for Windows

System Requirements

Before installing, make sure the following minimum system requirements are met:

- 64-bit version of Windows 7 or higher
- 2 GHz Pentium class processor
- 4 GB memory
- 500 MB free hard disk space
- Screen resolution: 1024 x 768 or higher

Installation

1. If you received a download link, download the software and extract its contents.

- or -

If you received an USB flash drive, insert it into a free USB port on your computer.

2. Run the installation program (setup.exe).

The TASKING Setup dialog box appears.

- 3. Select a product and click on the **Install** button. If there is only one product, you can directly click on the **Install** button.
- 4. Follow the instructions that appear on your screen. During the installation you need to enter a license key, this is described in Section 1.2, *Licensing*.

1.2. Licensing

TASKING products are protected with TASKING license management software (TLM). To use a TASKING product, you must install that product and install a license.

The following license types can be ordered from TASKING.

Node-locked license

A node-locked license locks the software to one specific computer so you can use the product on that particular computer only.

For information about installing a node-locked license see Section 1.2.3.2, *Installing Server Based Licenses* (Floating or Node-Locked) and Section 1.2.3.3, *Installing Client Based Licenses* (Node-Locked).

Floating license

A floating license is a license located on a license server and can be used by multiple users on the network. Floating licenses allow you to share licenses among a group of users up to the number of users (seats) specified in the license.

For example, suppose 50 developers may use a client but only ten clients are running at any given time. In this scenario, you only require a ten seats floating license. When all ten licenses are in use, no other client instance can be used. Also a linger time is in place. This means that a license seat is locked for a period of time after a user has stopped using a client. The license seat is available again for other users when the linger time has finished.

For information about installing a floating license see Section 1.2.3.2, *Installing Server Based Licenses* (Floating or Node-Locked).

License service types

The license service type specifies the process used to validate the license. The following types are possible:

- Client based (also known as 'standalone'). The license is serviced by the client. All information necessary
 to service the license is available on the computer that executes the TASKING product. This license
 service type is available for node-locked licenses only.
- Server based (also known as 'network based'). The license is serviced by a separate license server program that runs either on your companies' network or runs in the cloud. This license service type is available for both node-locked licenses and floating licenses.

Licenses can be serviced by a cloud based license server called "Remote TASKING License Server". This is a license server that is operated by TASKING. Alternatively, you can install a license server program on your local network. Such a server is called a "Local TASKING License Server". You have to configure such a license server yourself. The installation of a local TASKING license server is not part of this manual. You can order it as a separate product (SW000089).

The benefit of using the Remote TASKING License Server is that product installation and configuration is simplified.

Unless you have an IT department that is proficient with the setup and configuration of licensing systems we recommend to use the facilities offered by the Remote TASKING License Server.

1.2.1. Obtaining a License

You need a license key when you install a TASKING product on a computer. If you have not received such a license key follow the steps below to obtain one. Otherwise, you cannot install the software.

Obtaining a server based license (floating or node-locked)

• Order a TASKING product from TASKING or one of its distributors.

A license key will be sent to you by email or on paper.

If your node-locked server based license is not yet bound to a specific computer ID, the license server binds the license to the computer that first uses the license.

Obtaining a client based license (node-locked)

To use a TASKING product on one particular computer with a license file, TASKING needs to know the computer ID that uniquely identifies your computer. You can do this with the **getcid** program that is available on the TASKING website. The detailed steps are explained below.

- 1. Download the getcid program from http://www.tasking.com/support/tlm/downloads.
- 2. Execute the **getcid** program on the computer on which you want to use a TASKING product. The tool has no options. For example,

C:\Tasking\getcid_version Computer ID: 5Dzm-L9+Z-WFbO-aMkU-5Dzm-L9+Z-WFbO-aMkU-MDAy-Y2Zm

The computer ID is displayed on your screen.

3. Order a TASKING product from TASKING or one of its distributors and supply the computer ID.

A license key and a license file will be sent to you by email or on paper.

When you have received your TASKING product, you are now ready to install it.

1.2.2. Frequently Asked Questions (FAQ)

If you have questions or encounter problems you can check the support page on the TASKING website.

http://www.tasking.com/support/tlm/faqs

This page contains answers to questions for the TASKING license management system TLM.

If your question is not there, please contact your nearest TASKING Sales & Support Center or Value Added Reseller.

1.2.3. Installing a License

The license setup procedure is done by the installation program.

If the installation program can access the internet then you only need the license key. Given the license key the installation program retrieves all required information from the remote TASKING license server. The install program sends the license key and the computer ID of the computer on which the installation program is running to the remote TASKING license server, no other data is transmitted.

If the installation program cannot access the internet the installation program asks you to enter the required information by hand. If you install a node-locked client based license you should have the license file at hand (see Section 1.2.1, *Obtaining a License*).

Floating licenses are always server based and node-locked licenses can be server based. All server based licenses are installed using the same procedure.

1.2.3.1. Configure the Firewall in your Network

For using the TASKING license servers the TASKING license manager tries to connect to the Remote TASKING servers lic1.tasking.com, lic2.tasking.com, lic3.tasking.com, lic4.tasking.com at the TCP ports 8080, 8936 or 80. Make sure that the firewall in your network is transparently enabled for one of these ports.

1.2.3.2. Installing Server Based Licenses (Floating or Node-Locked)

If you do not have received your license key, read Section 1.2.1, Obtaining a License before you continue.

- 1. If you want to use a local license server, first install and run the local license server before you continue with step 2. You can order a local license server as a separate product (SW000089).
- 2. Install the TASKING product and follow the instructions that appear on your screen.

The installation program asks you to enter the license information.

TASKING <product> - InstallShield Wizard</product>	×
License key Information Specify your license key	TASKING.
Please enter the license key that you have re aaa-bbbb-cccc-dddd. If you do not have a ke licensing@tasking.com, or contact your TASK	ceived from TASKING. The key has the format like y, please contact TASKING through ING representative.
License Key:	
InstallShield	< Back Next > Cancel

3. In the **License Key** field enter the license key you have received from TASKING and click **Next** to continue.

The installation program tries to retrieve the license information from a remote TASKING license server. Wait until the license information is retrieved. If the license information is retrieved successfully subsequent dialogs are already filled-in and you only have to confirm the contents of the dialogs by clicking the **Next** button. If the license information is not retrieved successfully you have to enter the information by hand.

4. Select your **License Type** and click **Next** to continue. If the license type is already filled in and grayed out, you can just click **Next** to continue.

You can find the license type in the email or paper that contains the license key.

 (For floating licenses only) Select Remote TASKING license server to use one of the remote TASKING license servers, or select Local TASKING license server for a local license server. The latter requires optional software.

(For local license server only) specify the Server name and Server port of the local license server.

Note that a Node-locked server based license always uses the Remote TASKING license server.

6. Click **Next** and follow the rest of the instructions to complete the installation.

1.2.3.3. Installing Client Based Licenses (Node-Locked)

If you do not have received your license key and license file, read Section 1.2.1, *Obtaining a License* before continuing.

1. Install the TASKING product and follow the instructions that appear on your screen.

The installation program asks you to enter the license information.

TASKING <product> - InstallShield Wizard</product>	×
License key Information Specify your license key	TASKING _®
Please enter the license key that you have re aaa-bbbb-cccc-dddd. If you do not have a ke licensing@tasking.com, or contact your TASKI	ceived from TASKING. The key has the format like y, please contact TASKING through NG representative.
License Key:	
InstallShield	< Back Next > Cancel

2. In the License Key field enter the license key you have received from TASKING and click Next to continue.

The installation program tries to retrieve the license information from a remote TASKING license server. Wait until the license information is retrieved. If the license information is retrieved successfully subsequent dialogs are already filled-in and you only have to confirm the contents of the dialogs by clicking the **Next** button. If the license information is not retrieved successfully you have to enter the information by hand.

TASKING <product> - InstallShield Wizard</product>		×
License Type Information Choose your license type	TAS	KING 。
License Type		
O Node-locked server based license		
Node-locked client based license		
○ Floating license		
InstallShield		
Licensing Support	< Back Next >	Cancel

3. Select Node-locked client based license and click Next to continue.



4. In the **License File Contents** field enter the contents of the license file you have received from TASKING.

The license data is stored in the file licfile.txt in the etc directory of the product (<install_dir>\etc).

5. Click **Next** and follow the rest of the instructions to complete the installation.

Chapter 2. Introduction to the TASKING Embedded Profiler

After your application has been verified, thoroughly tested and debugged, and by itself behaves correctly, you may still run into performance and timing issues. Many timing issues can be addressed simply by improving the performance of the applications that caused a missed deadline. Furthermore, by reducing the core load of your applications you may be able to go for a device that is cheaper because it has fewer cores. A way to address these issues is performance tuning.

With performance tuning we refer to optimizing your application for a specific target device. Common situations where performance tuning of your application makes sense are:

- You are using self-made libraries that are called a lot and thus have a big impact on overall application performance.
- You develop/adapt low level drivers and basic software (BSW) components.
- You are close to or above your core load budget limit.
- You have a timing problem in your schedule that could be fixed by speeding up specific tasks but want to avoid changing the schedule.
- You want to try and target a smaller electronic control unit (ECU) in order to save costs.
- You care about easily and cost effectively tracking and improving the performance of your code on target devices.
- You want your tests to cover most of your source code to lower the probability of undetected software bugs.

Embedded hardware platforms are too complex for the average software developer to predict or understand the performance of his code. In order to optimize code for a specific platform (cores plus peripherals), developers need feedback from the hardware on which specific part of their code is suboptimal (in terms of memory consumption, jitter, execution time, ...) and what is the root cause of the performance impact. The TASKING Embedded Profiler is a smart profiling tool that provides this feedback.

The TASKING Embedded Profiler communicates with an embedded processor (CPU) to gather real-time tracing and performance data. The tool gives an overview over the current clock settings — no need to get an oscilloscope to verify that the clocks are configured properly for a benchmark run. After verification of correct clock setup, you are guided through a few easy steps that pinpoint the source lines that have the greatest performance impact. The tool indicates the root cause of the performance impact and gives simple instructions on how to address the problem. The data is presented in graphics and tables and into computer readable formats.



After applying the suggested mitigation, you can use the TASKING Embedded Profiler to confirm that the problem has indeed been fixed. With the default settings of the tool this all happens non-intrusively with real data collected from the application running on the real device. Using such a performance tuning tool, non-expert users can often highly speed up untuned applications.

Features of the TASKING Embedded Profiler

- · Performance analysis
- · Flow analysis
- · Memory access analysis
- · Function-level analysis
- · DMA load analysis
- · Compare analysis runs of the same kind
- · Organize analyses and results in projects
- · Load/store analysis results
- · Graphical user interface (GUI) and command line support

 Support for the latest Device Access Server driver (DAS, see www.infineon.com/das) and support for all Device Access Port (DAP) miniWigglers that are supported by the DAS drivers. All debug interfaces supported by the Infineon miniWigger can be used to connect to the target hardware. This can be 10-pin DAP / 20-pin Automotive JTAG connector or 10-pin DAP / 16-pin OCDSL1, depending on which miniWiggler version is used.

Performance analysis

This type of analysis traces instructions and performance events. It measures the CPU clock count and it finds branch misses, cache misses and stalls due to memory access delays or pipeline hazards. It also provides detailed coverage information. You can run this type of analysis on the whole application or select specific functions.

Flow Analysis

This type of analysis traces all flow changes, including all branches, function calls and function returns. This is the fastest analysis to have detailed coverage information.

Memory access analysis

This type of analysis traces function calls, function returns and data accesses. You can run this type of analysis on the whole application or select specific functions.

Function-level analysis

This type of analysis traces all function calls and function returns. It also provides brief coverage information about functions by means of functions invoked or not. This is the fastest analysis.

DMA load analysis

This type of analysis traces both DMA (Direct Memory Access) load and flow changes. For the DMA trace hardware is needed that supports OTGB (OCDS Trigger/Trace Bus on product chip) or OTGM (OCDS Trigger/Trace Multiplexer on product chip). For the flow trace a free CPU on a Trace Source is needed.

2.1. Trace Support

The standard TriCore/AURIX[™] processors (production devices) lack debug trace functionality. However, this functionality is very useful when you develop and test your application.

The TASKING Embedded Profiler uses the Multi-Core Debug Solution (MCDS) for on-chip trace support. The following table shows the devices that are supported by the TASKING Embedded Profiler.

Device	MCDS type	Trace memory	DMA Load supported
TC23xED	MCDS	TCM / XTM	Yes
TC26xED	MCDS	TCM / XTM	Yes
TC27xED	MCDS	ТСМ	Yes
TC29x	miniMCDS	TRAM	No
TC29xED	MCDS	TCM / XTM	Yes
TC33xEXT	MCDSLight	TCM / XTM	Yes
TC35x	MCDSLight	TCM / XTM	Yes
TC37x	miniMCDS	TRAM	No
TC37xEXT	MCDS	TCM / XTM	Yes
TC38x	miniMCDS	TRAM	No
TC39xAED	MCDS	TCM / XTM	Yes, but CPU0 cannot be used
TC39xED	MCDS	TCM / XTM	Yes

TC33xED is sometimes used in Infineon documentation for TC33xEXT.

TC37xED is sometimes used in Infineon documentation for TC37xEXT.

TC39xED is sometimes used in Infineon documentation for TC39x.

Naming convention

You can see by the name on the processor what type of device it is. For example, with SAK-TC299TE the last letter indicates the "Feature Package". If this letter is an 'E' or 'F' you have an Emulation Device. For the TC3xx devices, if the "Feature Package" letter is an 'E' you have an Emulation Device.

For a detailed naming convention see the Infineon website:

• AURIX[™] Product Naming

Trace memory

Trace information is stored in a dedicated trace buffer. With an Emulation Device (ED) you can allocate part of the Emulation Memory (EMEM) as trace buffer memory. The Emulation Memory is divided in RAM blocks, the so-called 'tiles', which can be used as Calibration or Trace memory. These memory tiles consists of TCM, XCM and XTM. TCM (Trace Calibration Memory) can be used for Trace memory or Calibration, XCM (Extended Calibration Memory) can only be used for Calibration memory and XTM (Extended Trace Memory) can only be used for Trace memory.

Production Devices that are equipped with miniMCDS use TRAM for trace memory.

Which trace memory you can select depends on the selected processor.

Tile memory range

For TCM, you can choose which part of the Emulation Memory should be used for tracing. For XTM always both tiles are used for tracing.

Be careful that the same tile memory range used for tracing is not used by the target application, as this can lead to unexpected trace results. The number of tiles vary per Emulation Device.

Trace mode

When you run a trace analysis in the TASKING Embedded Profiler, you can set the trace mode:

- One shot mode. In this mode the analysis will run until the trace buffer is full, or when the application finishes or when you stop the analysis manually. This is non-intrusive, meaning that the trace does not interfere the running processor. After the trace has stopped the Embedded Profiler reads the collected data.
- **Continuous trace**. In this mode the analysis will run until the application finishes or when you stop the analysis manually. This mode is intrusive, meaning that the processor is stopped temporarily every time the trace buffer has been filled, so that the Embedded Profiler can read the collected data. After that the processor continues execution and continues writing to the trace buffer.

Raw trace data

Raw trace data is included as a service to advanced users who are familiar with the Infineon Multi-Core Debug Solution and who want to examine program flow. Raw trace data is useful, for example, to see why stall cycles are assigned to instructions that do not access memory. This can be the case when an instruction is target of a branch. Raw trace data is displayed in a separate tab. The Raw Trace Data tab has a search field that you can use to search through the address column. It has buttons to search the Next, Previous, First and Last occurrence of the specified address. It does not support wildcards or regular expressions.

Attach mode

When you run a trace analysis in the TASKING Embedded Profiler, you can set the attach mode:

- Reset device. In this mode the device is reset first and then the analysis starts.
- Hot attach. In this mode the analysis will start at the current execution position of the running application.

2.1.1. MCDS

MCDS (Multi-Core Debug Solution) uses ED (Emulation Devices). An Emulation Device has an Emulation Extension Chip (EEC) added to the same silicon, which is accessible through the JTAG or DAP interface (EEC is only for devices that have tile range supports like MCDS and MCDSLight.). The TASKING Embedded Profiler supports the on-chip trace feature of the Emulation Device.

The MCDS has support for a maximum of three processor observation blocks (POBs). This means that, depending on the device, up to three cores can be traced at once. For the hardware that can trace three

cores at the same time one of the three cores must be core 0. For detailed information about MCDS we recommend that you read the processor documentation.

2.1.2. miniMCDS

Some devices that do not have MCDS come with miniMCDS. miniMCDS is a subset of the on-chip trace feature that is available on Emulation Devices. The mini-MCDS memory is not suitable for safety related data and must not be used for data storage by safety applications.

The miniMCDS devices have no EEC and therefore only TRAM memory. These kind of devices have only one POB, this means that only one core can be traced at the same time. See the processor documentation for detailed information about the device.

2.1.3. MCDS Light

In AURIX 2G devices a new type of Multi-Core Debug Solution is introduced, called MCDS Light. MCDS Light is a subset of MCDS. The difference with MCDS is that MCDS Light has a maximum of two POBs, which means that a maximum of two cores can be traced at once.

One of the advantages of MCDS Light over miniMCDS is that it comes with EMEM and thus is not limited to the very small TRAM memory.

2.2. Trace Limitations

The MCDS reports events with a timestamp resolution of half of the CPU clock. This means that even when every instruction is traced it is not always 100% possible to know to which instruction the reported clock cycles belong. Beyond that there are cases where the MCDS summarizes its reports even though a report per instruction was requested.

See the following worst case example for the start of a function with multiple 1 cycle instructions, where it looks as if clock cycles are missing:

LineNo	Source	Clocks	Coverage %	Branch Misses	ICache Misses	DCache Misses	Stalls
1	/* file_1.c */						
2							
3	<pre>#include <stdio.h></stdio.h></pre>						
4	<pre>#include <time.h></time.h></pre>						
5							
6	void func_1 (void)						
7	{						
8	nop();	15	100		1		12
8	0x80000f72 nop	15	\checkmark	-	1	-	12
9	nop();		100		-		
9	0x80000f74 nop	-	\checkmark	-	-	-	-
10	nop();	Although	the trace hard	ware did not assid	in clocks		
10	0x80000f76 nop	- the instruc	ction was repo	rted as processed		-	-
11	nop();	2	100				
11	0x80000f78 nop	2	\checkmark	-	-	-	-
12	nop();		100				
12	0x80000f7a nop	-	1	-	-	-	-

The first nop() has a high number of clocks reported, caused by instruction cache miss and the pipeline penalty of the call. The MCDS cannot report on the second and third nop(). It is important to realize that

the clocks spent in those were reported as part of the count for the first nop() and not somehow dropped. Instructions without clocks that can still be covered have a help popup explanation when you hover the mouse over the empty clock.

Tracing regions

When you are tracing regions, the entry/exit from a region misses clocks which are detected before the MCDS detects the region has been entered, or after the region has been left. This is a hardware limitation and in practice means counts for instructions will be zero. For a short function this can mean the whole function is being reported as covered without any clocks being assigned at all.

Differences between different analysis types on the same embedded program

When you run different analysis types on the same embedded program, the output can be different:

- Performance analysis vs. flow analysis will not differ that much. Mostly clocks assigned to performance events (stalls, cache misses) will sometimes move between caller/callee.
- Function analysis can differ more, especially as it does not see tail call optimizations and interrupts. See Chapter 4, *Effects on Profiling Analysis Results*.

Chapter 3. Tutorial

The profiler\tutorials directory of the TASKING Embedded Profiler installation contains several examples. They serve as a good starting point for your own profiling analysis project. All examples are present for the TC29xB and the TC39xB.

- demo_dspr A project demonstrating how defaulting to the wrong scratch pad memory results in a
 penalty in stalls.
- demo_dcache A project demonstrating how multiple passes over a large buffer can cause many data cache misses.
- demo_concurrent A project demonstrating how accessing the same memory from multiple cores causes stalls.
- demo_tailcall A project demonstrating a possible difference in analysis results between a performance analysis and a memory analysis or function analysis. This is due to the tail call elimination optimization of the C compiler. Tail call elimination is part of the peephole optimization of the C compiler. See Section 4.1.1, *Tail Call Optimization*.
- demo_dma_simple A project demonstrating DMA transfers for four channels in a row that is repeated four times.

When the Timeline check box is set when the DMA analysis is started the channel activity will be shown in a 'Timeline' view. See Section 6.15, *Timeline Tab*.

The DMA simple example uses DMA channel 1, 2, 3 and 4 with a relative payload in size 1, 2, 3 and 4. When looking at the 'DMA Load' view this payload size can be seen as the amount of time spent transferring data for channel 1 is half that of channel 2, a third of channel 3 and a quarter of channel 4. See Section 6.14, *DMA Load Tab*.

The DMA transfers of this example do not overlap nor interrupt each other so the number of activations will be 4 for each channel. Note: on TriCore the highest DMA channel number has the highest priority and interrupts DMA transfers of channels with a lower number.

All examples come with TASKING Embedded Profiler projects (files with the .EmbProf extension), with pre-run analyses. You can open a project in the TASKING Embedded Profiler to inspect the various analysis results, without having to run the examples on a target board.

All examples also contain an ELF file (.elf) and an Intel Hex file (.hex), so that you can also use the TASKING Embedded Profiler, TASKING Embedded Debugger or a flash tool to flash an example application on a target board. Note that these files are for the original example, without any fixes.

In this tutorial we will use the demo_dspr example for the TC39xB to go through the process of preparing your project from scratch, running a profiling analysis, fixing the problem and rerunning a profiling analysis to see the improvement. After this tutorial you can use the other tutorials yourself in a similar way.

3.1. Prepare Demo Project in Eclipse

Before you can use the TASKING Embedded Profiler, you must have an application ELF file with debug information.

The example projects delivered with the TASKING Embedded Profiler are Eclipse projects suitable for the TASKING VX-toolset for TriCore v6.2r1 or newer. For this part of the tutorial it is assumed that you have this toolset version or newer installed.

Connect the target board

• Connect the Infineon TriBoard TC39xB to your computer. See the documentation that came with the board for more information.

Import an example project

- 1. Start the TASKING VX-toolset for TriCore Eclipse IDE.
- 2. From the File menu, select Import.

The Import dialog appears.

C Import	_		×
Select Create new projects from an archive file or directory.		Ľ	5
Select an import source:			
type filter text			
 ✓ Seneral ③ Archive File ③ Existing Projects into Workspace ④ File System □ Preferences > Se C/C++ > Se Taskill > ▷ TASKING C/C++ > ▷ Team 			
? < Back Next > Finish		Cance	el

3. Select General » Existing Projects into Workspace and click Next.

The Import Projects dialog appears.

Tutorial

🔟 Import					_		×
Import Projects Select a directory to sear	ch for existing Eclipse projects.						
○ Select root directory:					~	Browse	
$\textcircled{\bullet}$ Select archive file:	C:\Program Files\TASKING\pro	of vx.yrz\profiler\t	utorials\demo_dspr	_tc39.zip	~	Browse	
Projects:							
demo_dspr_tc39	(demo_dspr_tc39)					Select A	All
						Deselect	All
						Refrest	h
Options Search for nested pro Copy projects into w Hide projects that alr Working sets Add project to work Working sets:	jects orkspace eady exist in the workspace ing sets					Select	
?		< Back	Next >	Finish		Cance	1

- 4. Click **Select archive file** and browse to the example ZIP file delivered with the TASKING Embedded Profiler.
- 5. Leave the other settings in this dialog as is and click **Finish**.

The project will be added to your workspace.

You can now examine the source files, build the project (for your target) and flash the application.

Examine source file

1. In the C/C++ Projects view double-click on the source file demo_dspr.c.

The file will be opened in the source editor.

2. Examine the source file and make sure that the following define has the value 0:

#define FIXED 0

This define is used to demonstrate the different profiler results before and after fixing the source file.

Set project options

The resulting application ELF file must contain debug information. The demo projects already have debugging enabled by default. So, for the demo projects you can skip this step. For your own project, make sure that debugging is enabled.

1. From the **Project** menu, select **Properties for**. Alternatively, you can click the *b* button.

The Properties for demo_dspr_tc39 dialog appears.

- 2. If not selected, expand C/C++ Build and select Settings to access the TriCore tool settings.
- 3. On the Tool Settings tab, expand C/C++ Compiler » Debugging, set option Generate symbolic debug information to Default or Full and click OK.



Build the project

From the Project menu, select Build demo_dspr_tc39, or click in from the toolbar.

3.2. Analyze Project in TASKING Embedded Profiler

Now it is time to start analyzing the demo project.

Create a project

1. Start the TASKING Embedded Profiler.

Tutorial

TASKING Embedded Profiler	VX.YIZ	-	×
Project Analysis Result He	lp		
li → 12			
No open project	No analysis result selected		

The TASKING Embedded Profiler window is divided into two panes. The left pane is reserved for the project tree and the right pane is reserved for analysis results.

2. From the Project menu, select New Project.

The New Project dialog appears.

祝 New Project		×
Directory:	C:\Users\name\workspace_prof\demo_dspr_tc39	Browse
Name:	demo_dspr_tc39	
Executable file:	Debug\demo_dspr_tc39.elf	Browse
	☑ Verify embedded image □ Always flash if different	
Source code path:		Browse
	(Path only required if executable file contains insufficient information)	
Processor:	TC39xED 🗸	
Device server:		
JTAG frequency:	1 MHz	
	Create	Cancel

- 3. In the **Directory** field, specify the directory where you want to store the Embedded Profiler project file (file with extension . EmbProf).
- 4. In the **Name** field, enter the name of the project, for example demo_dspr_tc39. By default, the name is derived from the selected directory, but you can change it.
- 5. In the **Executable file** field, specify the name of the ELF file. For standard TASKING projects this file is usually in the Debug directory relative to the project directory. If the executable file is stored in another directory, the full path name is shown.
- 6. Enable Verify embedded image to compare the contents of the flash image to the ELF file before a run is started. If there is a difference you are asked if the flash should be updated before the run starts, unless you also enable Always flash if different.
- 7. Optionally specify a **Source code path** (a semi-colon separated directory list). Normally, the location of the source files is taken from the ELF file.
- 8. Select the **Processor**. For example, TC39xED.
- 9. For the **Device server**, enter the name or address of a remote PC that the TriCore hardware is connected to (leave blank for localhost). See also the DAS documentation.
- 10. Optionally specify the **JTAG frequency** in MHz.
- 11. Leave the rest of the dialog as is and click **Create**.

The new project is created and opened.

idemo_dspr_tc39

Create a Performance analysis

1. From the Analysis menu, select New Analysis.

The New Analysis wizard appears.

Tutorial

🔞 New Analysis	×
i Analysis Type	
Select the type of analysis:	
Performance Analysis	Traces instructions and performance events: branch misses, cache misses and stalls. Optionally limited to selected functions.
○ Flow Analysis	Medium detailed trace, traces all program flow. Optionally limited to selected functions.
○ Function-level Analysis	Fastest analysis, traces only function calls/returns.
O Memory Access Analysis	Traces function calls/returns and data accesses. Optionally limited to selected functions.
O DMA Load Analysis	Traces DMA channel load and function entry/exit. Optionally limited to selected functions.
	<- Back Next -> Finish Cancel

2. Several types of analyses are possible. Select Performance Analysis and click Next.

The Analysis Scope page appears.

🔞 New Analysis		×
1 Analysis Scope		
Application functions:	Tracing	ng full address range
Filter	<- Filter	0x0000000
_trapmmu [0x80002b6-0x80002bc7] _trapnrotection [0x80002bd6-0x80002bdb] _trapprotection [0x80002bd7-0x80002bd6] _trapsystem [0x80002bf0-0x80002bf0] _weakstub [0x80002bf0-0x80002c71] clock [0x80002bf0-0x80002c71] fclose [0x80002bf0-0x80002f7] fclose [0x80002f6-0x80002f7] main [0x80002f68-0x80002f87] main [0x80002f88-0x80002f81] setclockpersec(.\cstart.c) [0x80002e88-0x80002eef] setfoschz [0x80002fae-0x80002fb0] strlen [0x80002fbc-0x80002fb0] strlen [0x80002fbc-0x80002fb0]	Add -> <- Remove	
	Invert all	
Address region: Add ->	<- Set	0×fffffff
		<- Back Next -> Finish Cancel

3. For this tutorial leave this page as is, this means that the whole application will be analyzed (the full address range). If you select one or more **Application functions** or specify an **Address region** and click **Add**, tracing is limited to those functions and address ranges.

For details about the Analysis Scope page see Section 6.2, Analysis Scope Page.

Note that the number of trace ranges is limited by the hardware. Usually, you can select a maximum of 4 trace ranges. A trace range can contain several functions and address regions.

4. Click Next.

The Analysis Name page appears.

- 5. Specify the analysis name. A default name has already been filled in based on the analysis type and a sequence number, but you can specify your own name.
- 6. Click Finish.

The new analysis is created and is visible in the project tree.

Run the analysis

- 1. In the project tree select the analysis you want to run.
- 2. From the Analysis menu, select Run Analysis.

The Run Analysis dialog appears.

Tutorial

🔞 Run Performanc	e Analysis	×
🚺 Start a ne	ew run	
Project		
Processor:	TC39xED	
Executable file:	Debug\demo_dspr_tc39.elf	
Device server:	<localhost></localhost>	
Analysis Configura	ation	
Scope:	(full address range)	
Core:	Core-0 ~	
- Trace Configuration	n	
Buffer mode:	One shot mode O Continuous trace	
Attach mode:	Reset device O Hot attach	
Memory:	TCM V Tile range: 0 7 (total range = 07, tile size = 256 kB)	
	Trace buffer size = 2,048 kB	
Save		
Name:	Result-1	
Additional data:	Raw trace	
	Run Cano	:el

- 3. In the Core field, select the TriCore core(s) for which you want to run the analysis.
- 4. Select a trace **Buffer mode**. A **One shot mode** trace ends when the hardware trace buffer is full, or when the application finishes or when you stop the analysis manually. A **Continuous trace** ends when the application finishes or when you stop the analysis manually. This mode is intrusive, meaning that the processor is stopped temporarily every time the trace buffer has been filled, so that the profiler can read the collected data. After that the processor continues execution and continues writing to the trace buffer.
- 5. Select an **Attach mode**. With **Reset device**, tracing starts by running the program in the embedded device from the reset vector. With **Hot attach**, tracing starts by continuing tracing from the current program counter location.
- Select the type of Memory that should be used for tracing, TCM (Trace Calibration Memory) or XTM (Extended Trace Memory). Production Devices that are equipped with mini-MCDS always use TRAM for trace memory.
- 7. For trace calibration memory (TCM) on emulation devices only, enter a trace memory **Tile range**. Trace calibration memory (TCM) of emulation devices consists of a consecutive number of tiles.

Select the first and last tile index you want to use for trace memory. The tile size and trace buffer size are listed as information.

- 8. Enter an analysis result Name (default Result and a sequence number).
- 9. Optionally Save additional Raw trace data. Raw trace data is for advanced users who want to examine program flow. Raw trace data is useful, for example, to see why stall cycles are assigned to instructions that do not access memory. If you enable this option, an extra Raw Trace Data tab appears in the analysis result.
- 10. Click Run.

The default setting is that before a run is started the contents of the flash is compared to the ELF file and you are asked if the flash should be updated before the run starts. You can change this in the project settings. When the ELF file is flashed, the analysis starts. After the analysis is finished the result is present in the project tree.



Inspect the result of the Performance analysis

1. In the project tree select the result you want to inspect (PerfAnalysis-1, Result-1).

The result appears in several tabs.

Tutorial



2. On the **Summary** tab, notice the number of **CPU clock counts** (311,408), **Stalls** (107,106),**Average** stalls per clock (0.34) and **DCache misses** (4,138).

If the value is marked red or not depends on a threshold. For the average stalls per clock, the default threshold is 0.7. You can change this threshold value in the Settings dialog (**Project** » **Settings**). See Section 6.1, *Settings Dialog*.

3. On the **Functions** tab, notice the high number of **Stalls** with functions main, _c_init_entry and _start.

¹ ¹										×							
Project Analysis Result	Help																
4 🕨 🍕																	
✓	Summary Functions So	ummary Functions Source Lines Instructions Source Disassembly															
 PerfAnalysis-1 Perult-1 	Function	Source	Address	Coverage %	Clocks ∇	% Of Total Time	Clocks With Children	Entries	Avg. Clocks/Entry	Max Clocks/Entry	Min Clocks/Entry	Jitter/Entry	Branch Misses	ICache Misses	DCache Misses	Stalls	^
TASKING Embedded Profile vo, yrz. Project Analysis Result Help Project Analysis Result Help Project Analysis Result Help Project Results R	main	\demo_dspr	0x80002ef0	73	130,994	41.48	285,886	9	14,554	130,932	2	130,930		1	2,048	40,914	
	_c_init_entry		0x8000221e	34	111,392	35.27	250,692	2	55,696	111,386	6	111,380	4	6	2,072	39,066	
	_start(\cstart.c)	\cstart.c: 273	0x80002c7e	82	64,542	20.44	3,101,348	23	2,806	62,148	2	62,146	1	12		26,430	
	_flsbuf		0x80002786	52	1,942	0.61	49,044	58	33	152	2	150	3	5	1	357	
	_doprint		0x800023f2	24	1,180	0.37	56,510	50	23	420	2	418	6	15	3	363	
	_dbg_cacheawi		0x8000233e	83	732	0.23	1,000	16	45	92	8	84	+	1	÷	159	
	_dbg_trap_tc		0x8000235a	63	526	0.17	2,246	22	23	116	2	114	-	4	÷	144	
	fputc		0x80002f68	38	460	0.15	3,200	27	17	56	14	42	+	1	÷	72	
	_emitchar		0x800026fc	60	426	0.13	3,988	27	15	58	14	44	-	2	÷	153	
	_io_putc		0x8000286a	23	362	0.11	3,562	27	13	44	12	32	-	2	1	72	
	_putnumber		0x80002928	22	348	0.11	4,866	7	49	118	2	116	3	9	÷	138	
	_doclose		0x800023d4	90	320	0.1	4,382	8	40	220	2	218	2	-	5	129	
	_putstring		0x80002b0a	47	230	0.07	4,878	14	16	82	2	80	1	2	÷	75	
	clock		0x80002bfc	88	224	0.07	140,464	4	56	124	8	116		2	÷	96	
BOONG Enhedded Profiler wyste Project Analysis Readt Hief Project Analysis Readt	ltoa		0x800028fa	81	222	0.07	1,346	2	111	220	2	218		2	÷	57	
	_fflush		0x8000271c	39	202	0.06	1,008	6	33	126	÷	126	3	3	1	60	
	_host_write	\\dbg.c: 46	0x80002854	88	194	0.06	1,546	10	19	46	2	44	÷	2	2	81	
	fclose		0x80002f40	64	170	0.05	4,524	18	9	34	÷	34	÷	1	÷	66	
	_host_close	\\.dbg.c: 70	0x8000282a	85	150	0.05	1,366	15	10	28	2	26	1		3	57	
	setclockpersec(\cstart.c)	\cstart.c: 1381	0x80002e88	37	128	0.04	140	1	128	128	128	÷	÷	3	÷	54	
	.cocofun_4(0x80002c4e)	\cstart.c: 273	0x80002c4e	66	120	0.04	567,332	4	30	60	2	58	1	1	÷	51	
	strien		0x80002fbc	85	114	0.04	1,892	4	28	56	2	54	÷	1	÷	30	
	printf		0x80002f88	84	106	0.03	148,274	8	13	42	2	40	÷	1	÷	27	
	.cocofun_5	\cstart.c: 116	0x80002c5e	66	102	0.03	315,658	2	51	100	2	98			÷	48	
	.cocofun_1(0x80002c1e)	\cstart.c: 91	0x80002c1e	66	100	0.03	630,748	4	25	64	2	62	÷		÷	42	
	.cocofun_2(0x80002c2e)	\cstart.c: 92	0x80002c2e	66	92	0.03	567,704	4	23	56	2	54	2		÷	36	
	.cocofun_3	\cstart.c: 273	0x80002c3e	66	66	0.02	629,714	4	16	32	2	30	1	÷	-	24	
	.cocofun_1(0x80000016)	\\.dbq.c: 23	0x80000016	66	62	0.02	1,486	10	6	32	2	30		1	2	21	~

4. Double-click on main.

The Source tab opens.

TASKING Embedded Pr	ofiler vx.yrz	- demo_dspr_tc39 - PerfAnalysis-1 - Result-1					-		×
Project Analysis Result	Help								
💠 🕨 🐴									
 ✓ Gemo_dspr_tc39 ✓ GerfAnalysis-1 ☑ Result-1 	Summary Brows	Functions Source Lines Instructions Source Disassembly a	\demo_dspr.	c from from No	ov 3, 2020 1:58:44	PM)	□ Sł	10w disassen	nbly
	LineNo 30	Source	Clocks	Coverage %	Branch Misses	ICache Misses	DCache Misses	Stalls	^
	31	f else							
	32								
	33	// this is the fixed line							
	34	// we allocate $x\left[\right]$ in DSPR0 to avoid the penalty in stalls							
	35	volatile intprivate0 x[ARRAY_SIZE];							
	36								
	37	fendif							
	38								
	39	int main (void)	8	100	-	-	-	3	
	40								
	41	<pre>printf("Start\n");</pre>	2	50	-	-	-	-	
	42								- 11
	43	clock_t clockstart = clock();	12	100	-	-	-	6	
	44								
	45	for (int i = 0; i < ARRAY_SIZE; ++i)	130,884	75	-	-	2,048	40,863	
	40								
	4/	x[1] = 1;	48	66	-	1	-	21	
	48	}							
	49		•	100					
	50	<pre>int duration = (int) (clock() - clockstart);</pre>	8	100	-	-	-	0	
	51	princi (duration %1 ticks\n", duration);	20	100	-	-	-	9	
	52	3	12	100	-	-	-	0	
	22								~

- 5. Notice the high number of stalls is in the for loop.
- 6. Enable **Show disassembly** on the **Source** tab to show disassembly intermixed with the source lines, or open the **Disassembly** tab. When you double-click on an assembly instruction in the **Source** tab, the **Disassembly** tab is opened automatically at the right position. Notice that the stalls are related to memory access.

Tutorial

TASKING Embedded P ect Analysis Resul	Profiler vx.yrz - demo t Heln	o_dspr_tc39 - Pe	rfAnalysis-	1 - Result-1					_		
Þ 🕨 🐴											
🖌 🗁 demo_dspr_tc39	Summary Funct	tions Source L	ines Instr	uctions Source Disassembly							
PerfAnalysis-1	Function	Address	Disassem	ibly	Clocks	Covered	Branch Misses	ICache Misses	DCache Misses	Stalls	
Kesult-1	setclockpersec(0x80002ee2	and	d15,#0xf	-	-	-	-	-	-	
	setclockpersec(0x80002ee4	div	d0/d1,d0,d15	4	\checkmark	-	1	-	3	
	setclockpersec(0x80002ee8	mov	d4/d5,d0	2	~	-	-	-	-	
	setclockpersec(0x80002eec	j	0x80002fae	20	1	-	-	-	9	
	main										
	main	0x80002ef0	sub.a	sp,#0x8	8	\checkmark	-	-	-	3	
	main	0x80002ef2	lea	a4,0x80000000	-	-	-	-	-	-	
	main	0x80002ef6	call	0x80002f88	2	\checkmark	÷	-	-	-	
	main	0x80002efa	call	0x80002bfc	12	\checkmark	÷	-	-	6	
	main	0x80002efe	mov	d8,d2	16	\checkmark	-	-	-	6	
	main	0x80002f00	movh.a	a15,#0x9004	-	-	-	-	-	-	
	main	0x80002f04	lea	a15,[a15]0x14	32	\checkmark	-	1	-	15	
	main	0x80002f08	mov	d15,#0x1	2	\checkmark	-	-	-	-	
	main	0x80002f0a	lea	a2,0x3fff	-	-	-	-	-	-	
	main	0x80002f0e	st.w	[a15+]0x4,d15	114,496	√	-	-	1	40,863	
	main	0x80002f10	loop	a2,0x80002f0e	16,386	\checkmark	-	-	2,047	-	
	main	0x80002f12	call	0x80002bfc	8	\checkmark	-	-	-	6	
	main	0x80002f16	sub	d2,d8	16	\checkmark	-	-	-	9	
	main	0x80002f18	st.w	[sp],d2	-	-	-	-	-	-	
	main	0x80002f1a	movh.a	a4,#0x8000	-	-	-	-	-	-	
	main	0x80002f1e	lea	a4,[a4]0x3054	2	\checkmark	-	-	-	-	
	main	0x80002f22	call	0x80002f88	2	\checkmark	-	-	-	-	
	main	0x80002f26	mov	d2,#0x0	8	\checkmark	-	-	-	3	
	main	0x80002f28	ret		4	\checkmark	-	-	-	3	
	exit										
	exit	0x80002f2a	mov	d15,d4	4	\checkmark	-	-	-	-	
	exit	0x80002f2c	call	0x800020f6	-	\checkmark	-	-	-	-	
	exit	0x80002f30	call	0x800023d4	12	1	-	-	-	6	

Create and run a Memory access analysis

- 1. Repeat the steps described above with *Create a Performance analysis*, but in Step 2 select **Memory Access Analysis**.
- 2. Run the new analysis similar as described above with *Run the analysis*.

Inspect the result of the Memory access analysis

1. In the project tree select the result you want to inspect (MemAnalysis-1, Result-1).

The result appears in several tabs.



2. On the **Summary** tab, notice the high number of **Local Memory Unit accesses** (33,322). When you hover the mouse over a value that is marked, a context sensitive help box with additional information can appear.

If the value is marked red or not depends on a threshold factor. The default threshold factor is 0.05. The threshold for LMU memory access is calculated as: *factor* * *Local Data Scratch Pad RAM accesses*. In this case 0.05*600=30. You can change this threshold factor in the Settings dialog (**Project** » Settings). See Section 6.1, *Settings Dialog*.

3. On the Memory Access tab and notice that main and _c_init both access variable x in LMU.
Tutorial

TASKING Embedded Pro pject Analysis Result	ofiler vx.yrz - demo_d Help	spr_tc39 - MemAnal	ysis-1 - Res	ult-1				-	×
🔓 🕨 🐴	Summary Funct	ions Memory Acce	ess Memo	ry Conflic	ts Sour	ce Disasser	nbly		
 > PerfAnalysis-1 > Image: PerfAnalysis-1 > Image: PerfAnalysis-1 > Result-1 	Function	Variable	Region	Access	Origin	Count ▽	DCache Misses		
	main	x	LMU	W	CPU0	16,384	2,048		
Kesuit-1	c init	x	LMU	W	CPU0	16,384	2,048		
	start(\cstart.c)	(.SCU)	SFR	R	CPU0	2,677	-		
	emitchar	iob	LMU	R	CPU0	268	2		
	_emitchar	(.LOCAL.DSPR)	DSPR	W	CPU0	108	-		
	_emitchar	_iob	LMU	W	CPU0	81	-		
	_c_init	(.PF0)	PFLASH0	R	CPU0	68	12		
	_start(\cstart.c)	(.LOCAL.DSPR)	DSPR	W	CPU0	66	-		
	_emitchar	(.CPU0.DSPR)	DSPR0	R	CPU0	54	-		
	_emitchar	(.LOCAL.DSPR)	DSPR	R	CPU0	51	1		
	_c_init	_iob	LMU	W	CPU0	50	6		
	_c_init	(.LMU0.RAM)	LMU	W	CPU0	40	4		
	_doprint	(.LOCAL.DSPR)	DSPR	W	CPU0	33	-		
	_dbg_trap_tc	(.LOCAL.DSPR)	DSPR	W	CPU0	33	-		
	_dbg_cacheawi	(.LOCAL.DSPR)	DSPR	W	CPU0	32	-		
	_c_init	(.CPU0.DSPR)	DSPR0	W	CPU0	32	-		
	_emitchar	(.CPU0.DSPR)	DSPR0	W	CPU0	29	-		
	_doprint	(.LOCAL.DSPR)	DSPR	R	CPU0	28	-		
	_emitchar	(.LMU0.RAM)	LMU	W	CPU0	27	-		
	_doprint	(.PF0)	PFLASH0	R	CPU0	27	1		
	_dbg_trap_tc	(.LOCAL.DSPR)	DSPR	R	CPU0	25	5		
	fclose	(.LOCAL.DSPR)	DSPR	W	CPU0	21	-		
	_dbg_cacheawi	(.LOCAL.DSPR)	DSPR	R	CPU0	16	-		
	fclose	(.LOCAL.DSPR)	DSPR	R	CPU0	15	2		
	strlen	(.CPU0.DSPR)	DSPR0	R	CPU0	12	-		
	ltoa	(.CPU0.DSPR)	DSPR0	W	CPU0	12	-		
	fflush	(.LOCAL.DSPR)	DSPR	W	CPU0	12	-		
	start(\cstart c)	(SCU)	SER	w	CPU0	11	-		

4. Hover the mouse over LMU in main.

A context sensitive help box appears with a suggestion to solve the problem.

Summary Fun	ctions	Memory Acc	ess M	lemory Conf	licts So	urce Disass	embly		
Function	Vari	able	Regio	n Access	Origin	Count ∇	Cache Misses		^
main	x		LMU	w	CPU0	16,384	2,048		
_c_init	x		LMU	V	on/Unit	region Acces	a o to	region is ineffecient, consider movi	ing data to scra
_start(\cstart.c	:) (.SC	CU)	SFR	N	CPUU	2,011	-	region is merecienc, consider movi	ng data to sera
_emitchar	_ioł	5	LMU	R	CPU0	268	2		

3.3. Fix the Problem

Now that we have analyzed the problem, we can fix it.

1. In the TASKING TriCore Eclipse IDE, double-click on the source file demo_dspr.c.

The file will be opened in the source editor.

2. Change the following source line:

```
#define FIXED 0
into:
#define FIXED 1
```

3. From the **Project** menu, select **Rebuild demo_dspr_tc39** (^(*)) to generate a new ELF file.

3.4. Verify Fix in TASKING Embedded Profiler

Now that we have fixed the problem, we can use the TASKING Embedded Profiler to rerun both the Performance analysis and the Memory access analysis mentioned in Section 3.2, *Analyze Project in TASKING Embedded Profiler* and see the new results of the analyses.

Rerun the Performance analysis and inspect the result

- 1. In the TASKING Embedded Profiler, select PerfAnalysis-1.
- 2. From the Analysis menu, select Run Analysis.
- 3. Click Run.

This creates a Result-2.

4. Select Result-2 and notice that on the Summary tab, the number of CPU clock counts, Stalls, Average stalls per clock and DCache misses have reduced significantly.

M TASKING Embedded Profiler	vx.yrz - demo_dspr_tc39 - Per	fAnalysis-1 - Result-2			-		
Project Analysis Result He	lp						
🕂 🕨 🍕							
 ✓ ann Casp_LCSs ✓ ann Fahalysis-1 ☑ Result-1 ☑ Result-2 > ☑ MemAnalysis-1 	Summary Functions Sou Configuration Processor. TC39xED Trace settings: Core=[0], 1 Info Started at: Consumed time: Clock frequencies (MHz): CPU data/program cache CPU clock count: Stalls: Average stalls per clock: ICache misses: DCache misses: Total coverage (%): Source coverage (%):	Instructions Source Disassembly Memory= TCM (tile 0-7), Mode=Reset-OneShot May 26, 2021 6:40:50 PM 24 seconds CPU0=100, CPU1=100, CPU2=100, CPU3=100, CPU3=100, CPU3=100, CPU3=100, DCACHE0=0, PCACHE2=0, DCACHE1=0, DCACHE0=0, DCACHE1=0, DCACHE1=0, DCACHE1=0, DCACHE1=0, DCACHE1=0, DCACHE1=0, DCACHE1=0, DCACHE3=0, DCACHE3=0, T07,794 28,404 0.17 81 33 62 38	Source Coverage clock exit fclose fputc printf setfoschz strlen setclockpersec(\cstart.c) main 0%	5 20% 40%	60% 80%	100%	~
	Performance Hotspots Cle main _start(\cstart.c) _c_init_entry _flsbuf _doprint _dbg_cacheavi _dbg_trap_tc fputc _emitchar _jo_putc 0 10	ocks	ICache Miss Count _doprint _start(.\cstart.c) _putnumber _flsbuf _dbg_trap_tc setclockpersec(.\cstart.c) _c_init_entry _fflush main _putstring 0		10	15	<

5. Also inspect the other tabs yourself to see the results.

Rerun the Memory access analysis

- 1. In the TASKING Embedded Profiler, select MemAnalysis-1.
- 2. From the Analysis menu, select Run Analysis.
- 3. Click Run.

This creates a Result-2.

4. Select Result-2 and notice that on the **Summary** tab, the accesses are now in DSPR0. And notice that on the **Memory Access** tab _c_init and main now both access variable x in DSPR0.



demo.depr.dc39 Summary Functions Memory Access Origin Count ∨ DCache Misses MemAnalysis-1 Function Variable Regin Access Origin Count ∨ DCache Misses MemAnalysis-1 Cinit x DSPR0 W CPU0 16,384 - Imain x DSPR0 W CPU0 16,384 - gatar(_\cstart.c) (SCU) SFR R CPU0 268 1 gemitchar iob LMU R CPU0 288 - - gemitchar iob LMU W CPU0 288 - - gemitchar iob LMU W CPU0 72 12 - gemitchar (ioCALDSPR) DSPR R CPU0 54 - - gemitchar (ioCALDSPR) DSPR W CPU0 54 - - gemitchar (ioCALDSPR) DSPR W CPU0 33 - - gemitchar (iOCALDSPR) DSPR </th <th>ার ৰ</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	ার ৰ									
PertAnalysis-1 Function Variable Region Access Origin Count ∨ DCache Misses NemAnalysis-1 I	demo_dspr_tc39 ØrfAnalysis-1	Summary Funct	ions Memory Ac	cess Memo	ry Conflic	ts Sour	ce Disasser	mbly		
McManagysis I x DSPR0 W CPU0 16,384 - WE Result-2 main x DSPR0 W CPU0 16,383 - getart/.cstart.c) (SCU) SFR R CPU0 2,497 -		Function	Variable	Region	Access	Origin	Count ∇	DCache Misses		
Main x DSPR0 W CPU0 16,383 -	NiemAnalysis- I	c init	x	DSPR0	W	CPU0	16.384	-		
ministration	Result-2	main	x	DSPR0	w	CPU0	16,383	-		
-emitchar job LMU R CPU0 268 1 -emitchar (LOCALDSPR) DSPR W CPU0 108 - -emitchar job LMU W CPU0 810 - -cinit (PF0) PTLASH0 R CPU0 810 - -start(-AcstarLc) (LOCALDSPR) DSPR W CPU0 56 - -emitchar (LOCALDSPR) DSPR R CPU0 50 6 -c_init job LMU W CPU0 33 - -c_init (LOCALDSPR) DSPR W CPU0 33 - -doprint (LOCALDSPR) DSPR W CPU0 32 - _c_init (LOCALDSPR) DSPR W CPU0 33 - _dbg_cacheawi (LOCALDSPR) DSPR W CPU0 32 - _c_init (CPU0.DSPR) DSPR W CPU0<	Nesure-2	start(\cstart.c)	(.SCU)	SFR	R	CPU0	2,497	-		
_emitchar (LOCALDSPR) DSPR W CPU0 81 - _emitchar _iob LMU W CPU0 81 - cinit (PFO) PFLASH0 CPU0 81 - start(.\cstart.c) (LOCALDSPR) DSPR W CPU0 66 - emitchar (CPU0.SPR) DSPR R CPU0 51 - emitchar (LOCALDSPR) DSPR R CPU0 50 6 c_init (LMU0.RAM) LMU W CPU0 33 - doprint (LOCALDSPR) DSPR W CPU0 32 - dbg_cacheawi (LOCALDSPR) DSPR W CPU0 32 - dbg_ctrap_tc (LOCALDSPR) DSPR W CPU0 32 - dbg_ctrap_tc (LOCALDSPR) DSPR W CPU0 32 - dbg_trap_tc (LOCALDSPR) DSPR R </td <td></td> <td>_emitchar</td> <td>_iob</td> <td>LMU</td> <td>R</td> <td>CPU0</td> <td>268</td> <td>1</td> <td></td> <td></td>		_emitchar	_iob	LMU	R	CPU0	268	1		
emitchar _iob LMU W CPU0 81 -		emitchar	(.LOCAL.DSPR)	DSPR	w	CPU0	108	-		
_c_init (PF0) PFLASH0 R CPU0 72 12 _start(_xcstart.c) (LOCALDSPR) DSPR W CPU0 66 - _emitchar (CPU0DSPR) DSPR R CPU0 51 - _emitchar (LOCALDSPR) DSPR R CPU0 50 6 _c_init _iob LMU W CPU0 44 _doprint (LOCALDSPR) DSPR W CPU0 33 - _dbg_cacheawi (LOCALDSPR) DSPR W CPU0 32 - doprint (LOCALDSPR) DSPR W CPU0 32 - dbg_cacheawi (LOCALDSPR) DSPR W CPU0 32 - doprint (LOCALDSPR) DSPR W CPU0 32 - - doprint (LOCALDSPR) DSPR W CPU0 32 - - doprint (LOCALDSPR) DSPR R CPU0 24 - - doprint <t< td=""><td>emitchar</td><td>_iob</td><td>LMU</td><td>w</td><td>CPU0</td><td>81</td><td>-</td><td></td><td></td></t<>		emitchar	_iob	LMU	w	CPU0	81	-		
_start(.\cstart.c) (LOCALDSPR) DSPR W CPU0 66 - _emitchar (CPU0.SSPR) DSPR R CPU0 54 - _emitchar (LOCALDSPR) DSPR R CPU0 50 6 _c_init .iob LMU W CPU0 40 4 _doprint (LOCALDSPR) DSPR W CPU0 33 - _dbg_cacheawi (LOCALDSPR) DSPR W CPU0 33 - _dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - _c_init (LOCALDSPR) DSPR W CPU0 32 - _dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - - dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - - doprint (FO DPFLASH0 R CPU0 27 - - <t< td=""><td>_c_init</td><td>(.PF0)</td><td>PFLASH0</td><td>R</td><td>CPU0</td><td>72</td><td>12</td><td></td><td></td></t<>		_c_init	(.PF0)	PFLASH0	R	CPU0	72	12		
_emitchar (CPU0.DSPR) DSPR0 R CPU0 54 - _emitchar (LOCALDSPR) DSPR R CPU0 51 - _c_init _iob LMU W CPU0 50 6 _c_init (LMU.ORAM) LMU W CPU0 33 - _doprint (LOCALDSPR) DSPR W CPU0 33 - _dbg_tstap_tc (LOCALDSPR) DSPR W CPU0 32 - _chit (CPU0.DSPR) DSPR W CPU0 32 - _chit (LOCALDSPR) DSPR W CPU0 32 - _dopint (LOCALDSPR) DSPR W CPU0 32 - _dopint (LOCALDSPR) DSPR R CPU0 32 - _dopint (LOCALDSPR) DSPR R CPU0 28 - _dopint (LOCALDSPR) DSPR R CPU0<		_start(\cstart.c)	(.LOCAL.DSPR)	DSPR	w	CPU0	66			
emitchar (LOCALDSPR) DSPR R CPU0 51 6 _c_init _iob LMU W CPU0 50 6 _c_init (LMU0RAM) LMU W CPU0 33 - _doprint (LOCALDSPR) DSPR W CPU0 33 - _dbg_cacheawi (LOCALDSPR) DSPR W CPU0 32 - dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - emitchar (CPU0.DSPR) DSPR0 W CPU0 22 - doprint (LOCALDSPR) DSPR R CPU0 23 - doprint (LOCALDSPR) DSPR R CPU0 24 - doprint (LOCALDSPR) DSPR R CPU0 27 - _ddg_trap_tc (LOCALDSPR) DSPR		_emitchar	(.CPU0.DSPR)	DSPR0	R	CPU0	54			
_c_init job LMU W CPU0 50 6 _c_init (LMU0.RAM) LMU W CPU0 40 4 _dopint (LOCAL.DSPR) DSPR W CPU0 33 - _dbg_cacheawi (LOCAL.DSPR) DSPR W CPU0 33 - dbg_trap_tc (LOCAL.DSPR) DSPR W CPU0 32 - dbg_trap_tc (LOCAL.DSPR) DSPR W CPU0 32 - c_init (CPU0.DSPR) DSPR W CPU0 32 - doprint (LOCAL.DSPR) DSPR W CPU0 32 - doprint (LOCAL.DSPR) DSPR W CPU0 32 - doprint (LOCAL.DSPR) DSPR R CPU0 24 - dop_trap_tc (LOCAL.DSPR) DSPR R CPU0 27 - dbg_cacheawi (LOCALDSPR) DSPR		_emitchar	(.LOCAL.DSPR)	DSPR	R	CPU0	51	-		
_c_init (LMU0RAM) LMU W CPU0 40 _doprint (LOCALDSR) DSR W CPU0 33 - _dbg_ccheavi (LOCALDSR) DSR W CPU0 33 - _dbg_trap_tc (LOCALDSR) DSR W CPU0 32 - _c_init (LOCALDSR) DSR0 W CPU0 32 - _c_init (LOCALDSR) DSR0 W CPU0 32 - _doprint (LOCALDSR) DSR0 W CPU0 32 - doprint (LOCALDSR) DSR0 W CPU0 32 - doprint (LOCALDSR) DSR0 W CPU0 32 - doprint (LOCALDSR) DSR0 R CPU0 24 - doprint (LOCALDSR) DSR R CPU0 27 - doptrap_tc (LOCALDSR) DSR R CPU0 24 5 _doptrap_tc (LOCALDSR) DSR R CPU0<		_c_init	_iob	LMU	W	CPU0	50	6		
_doprint (LOCALDSPR) DSPR W CPU0 33 - _dbg_cacheawi (LOCALDSPR) DSPR W CPU0 33 - _dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - _c_init (LOCALDSPR) DSPR W CPU0 32 - _emitchar (LPU0.DSPR) DSPR W CPU0 32 - _doprint (LOCALDSPR) DSPR R CPU0 28 - _doprint (LOCALDSPR) DSPR R CPU0 28 - _doprint (LOCALDSPR) DSPR R CPU0 27 - _doprint (PF0) PFLASH0 R CPU0 27 - _dog_cacheawi (LOCALDSPR) DSPR R CPU0 21 - _dog_cacheawi (LOCALDSPR) DSPR R CPU0 21 - _fclose (LOCALDSPR) DSPR R CPU0 12 - _dog_cacheawi (LOCALDSPR)		_c_init	(.LMU0.RAM)	LMU	W	CPU0	40	4		
_dbg_cacheawi (LOCALDSPR) DSPR W CPU0 33 - _dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - _c_init (CPU0DSSPR) DSPR0 W CPU0 32 - _emitchar (CPU0DSSPR) DSPR0 W CPU0 29 - _doprint (LOCALDSPR) DSPR0 W CPU0 28 - _emitchar (LOCALDSPR) DSPR R CPU0 27 - _doprint (PF0) PFLASH0 R CPU0 27 - _dbg_trap_tc (LOCALDSPR) DSPR R CPU0 21 - _dbg_cacheawi (LOCALDSPR) DSPR R CPU0 21 - _fclose (LOCALDSPR) DSPR R CPU0 17 - _dbg_cacheawi (LOCALDSPR) DSPR R CPU0 17 - _fclose (LOCALDSPR) DSPR R CPU0 12 - - _ftmah (LOCALDSPR		_doprint	(.LOCAL.DSPR)	DSPR	W	CPU0	33	-		
dbg_trap_tc (LOCALDSPR) DSPR W CPU0 32 - _c_init (CPU0DSPR) DSPR0 W CPU0 32 - emitchar (CPU0DSPR) DSPR0 W CPU0 32 - doprint (LOCALDSPR) DSPR0 W CPU0 32 - doprint (LOCALDSPR) DSPR R CPU0 28 - doprint (PfO) PFLASH0 R CPU0 27 - dbg_trap_tc (LOCALDSPR) DSPR R CPU0 27 - dbg_trap_tc (LOCALDSPR) DSPR R CPU0 21 - dbg_trap_tc (LOCALDSPR) DSPR R CPU0 21 - dbg_trap_tc (LOCALDSPR) DSPR R CPU0 15 - dbg_trap_tc (LOCALDSPR) DSPR R CPU0 15 - dbg_trap_tc (LOCALDSPR) DSPR R CPU0 12 - dbg_trap_tc (LOCA		_dbg_cacheawi	(.LOCAL.DSPR)	DSPR	W	CPU0	33	-		
c_init (CPU0.DSPR) DSPR0 W CPU0 32 - _emitchar (CPU0.DSPR) DSPR0 W CPU0 29 - _doprint (LOCAL.DSPR) DSPR0 W CPU0 29 - _doprint (LOCAL.DSPR) DSPR R CPU0 28 - _doprint (LMU0.RAM) LMU W CPU0 27 - _doprint (PF0) PELASH0 R CPU0 24 - _dog.trap.tc (LOCAL.DSPR) DSPR R CPU0 24 - _dog.cacheawi (LOCAL.DSPR) DSPR R CPU0 21 - _dog.cacheawi (LOCAL.DSPR) DSPR R CPU0 12 - _fclose (LOCAL.DSPR) DSPR R CPU0 12 - _ftlos (LOCAL.DSPR) DSPR W CPU0 12 - _ftlosh (LOCAL.DSPR) DSPR		_dbg_trap_tc	(.LOCAL.DSPR)	DSPR	W	CPU0	32	+		
_emitchar (CPU0.DSPR) DSPR0 W CPU0 29 - _doprint (LOCALDSPR) DSPR R CPU0 28 - _emitchar (LMU0RAM) LMU W CPU0 27 - _doprint (.PF0) PELASH0 R CPU0 24 5 _dog_trap_tc (.LOCALDSPR) DSPR R CPU0 21 - _dbg_cacheawi (.LOCALDSPR) DSPR R CPU0 21 - fclose (.LOCALDSPR) DSPR R CPU0 17 - gldg_cacheawi (.LOCALDSPR) DSPR R CPU0 12 - gldg_cacheawi (.LOCALDSPR) DSPR R CPU0 12 - gldg_trap_tc (.LOCALDSPR) DSPR W CPU0 12 - gldg_tcacheawi (.LOCALDSPR) DSPR W CPU0 12 - gldug_tcacheawi (.LOCALDSPR)		_c_init	(.CPU0.DSPR)	DSPR0	W	CPU0	32	-		
doprint (LOCAL.DSPR) DSPR R CPU0 28 - _emitchar (LMU0.RAM) LMU W CPU0 27 - doprint (PFO) PFLASH0 R CPU0 27 - dbg_trap_tc (LOCALDSPR) DSPR R CPU0 24 5 dbg_caceawii (LOCALDSPR) DSPR R CPU0 21 - dbg_caceawii (LOCALDSPR) DSPR R CPU0 21 - dbg_caceawii (LOCALDSPR) DSPR R CPU0 21 - dbg_caceawii (LOCALDSPR) DSPR R CPU0 15 - dtrime (LOCALDSPR) DSPR R CPU0 12 - dtrime (LOCALDSPR) DSPR0 R CPU0 12 - ftub (LOCALDSPR) DSPR W CPU0 12 - ftub (LOCALDSPR) DSPR <td></td> <td>_emitchar</td> <td>(.CPU0.DSPR)</td> <td>DSPR0</td> <td>W</td> <td>CPU0</td> <td>29</td> <td>-</td> <td></td> <td></td>		_emitchar	(.CPU0.DSPR)	DSPR0	W	CPU0	29	-		
_emitchar (LMU0.RAM) LMU W CPU0 27 - _doprint (PF0) PFLASH0 R CPU0 27 - _dbg_trap_tc (LOCALDSPR) DSPR R CPU0 24 5 _dbg_trap_tc (LOCALDSPR) DSPR R CPU0 21 - _dbg_cacheawi (LOCALDSPR) DSPR R CPU0 17 - _dbg_cacheawi (LOCALDSPR) DSPR R CPU0 15 - _fclose (LOCALDSPR) DSPR R CPU0 12 - _itoa (CPU0.DSPR) DSPR W CPU0 12 - _fflush (LOCALDSPR) DSPR W CPU0 12 - _ifflush (LOCALDSPR) DSPR W CPU0 12 - _start(-xctart.c) (SCU) SFR W CPU0 12 -		_doprint	(.LOCAL.DSPR)	DSPR	R	CPU0	28	-		
doprint (PF0) PFLASH0 R CPU0 27 - _dbg_trap_tc (LOCALDSPR) DSPR R CPU0 24 5 fclose (LOCALDSPR) DSPR R CPU0 21 - _dbg_cacheawi (LOCALDSPR) DSPR R CPU0 17 - fclose (LOCALDSPR) DSPR R CPU0 15 - strien (.CPU0.DSPR) DSPR R CPU0 12 - _fflush (LOCALDSPR) DSPR V CPU0 12 - _strif (LOCALDSPR) DSPR V CPU0 12 - _fflush (LOCALDSPR) DSPR V CPU0 12 - _strif (.SCU) SFR W CPU0 12 - _strif (.SCU) SFR W CPU0 12 -		_emitchar	(.LMU0.RAM)	LMU	W	CPU0	27	-		
dbg_trap_tc (LOCALDSPR) DSPR R CPU0 24 5 fclose (LOCALDSPR) DSPR W CPU0 21 - _dbg_cacheawi (LOCALDSPR) DSPR R CPU0 17 - fclose (LOCALDSPR) DSPR R CPU0 15 - strien (CPU0.DSPR) DSPR0 R CPU0 12 - _ltoa (CPU0.DSPR) DSPR0 W CPU0 12 - _fflush (LOCALDSPR) DSPR0 W CPU0 12 - _start(-kstart.c) (SCU) SPR W CPU0 12 - _fflush (LOCALDSPR) DSPR W CPU0 12 - _start(-kstart.c) (SCU) SFR W CPU0 12 -		_doprint	(.PF0)	PFLASH0	R	CPU0	27	-		
fclose (LOCALDSPR) DSPR W CPU0 21 - _dbg_cacheawi (LOCALDSPR) DSPR R CPU0 17 - fclose (LOCALDSPR) DSPR R CPU0 15 - strlen (.CPU0.DSPR) DSPR0 R CPU0 12 - _ltoa (.CPU0.DSPR) DSPR0 W CPU0 12 - _fflush (.LOCALDSPR) DSPR W CPU0 12 - _start(-\xcstart.c) (.SCU) SFR W CPU0 12 - _fflush (.LOCALDSPR) DSPR W CPU0 12 - _start(-\xcstart.c) (.SCU) SFR W CPU0 12 -		_dbg_trap_tc	(.LOCAL.DSPR)	DSPR	R	CPU0	24	5		
_dbg_cacheawi (LOCALDSPR) DSPR R CPU0 17 - fclose (LOCALDSPR) DSPR R CPU0 15 - strlen (.CPU0.DSPR) DSPR R CPU0 12 - _tbaa (.CPU0.DSPR) DSPR W CPU0 12 - _fflush (LOCALDSPR) DSPR W CPU0 12 - _start(-\cctart.c) (.SCU) SFR W CPU0 12 - _start(-\cctart.c) (.SCU) SFR W CPU0 12 -		fclose	(.LOCAL.DSPR)	DSPR	W	CPU0	21	-		
fclose (LOCALDSPR) DSPR R CPU0 15 - strien (.CPU0.SSPR) DSPR0 R CPU0 12 - _ltoa (.CPU0.SSPR) DSPR0 W CPU0 12 - _fflush (.LOCALDSPR) DSPR W CPU0 12 - _start(-\cstart.c) (.SCU) SSR W CPU0 12 - _start(-\cstart.c) (.SCU) SFR W CPU0 1 -		_dbg_cacheawi	(.LOCAL.DSPR)	DSPR	R	CPU0	17	-		
strlen (.CPU0.DSPR) DSPR0 R CPU0 12 - _Itoa (.CPU0.DSPR) DSPR0 W CPU0 12 - _fflush (.IOCAL.DSPR) DSPR W CPU0 12 - _fflush (.IOCAL.DSPR) DSPR W CPU0 12 - _start(\cstart.c) (.SCU) SFR W CPU0 11 -		fclose	(.LOCAL.DSPR)	DSPR	R	CPU0	15	-		
Itoa (.CPU0.DSPR) DSPR0 W CPU0 12 - _fflush (.LOCAL.DSPR) DSPR W CPU0 12 - _start(\cstart.c) (.SCU) SFR W CPU0 12 - _start(\cstart.c) (.SCU) SFR W CPU0 11 -		strlen	(.CPU0.DSPR)	DSPR0	R	CPU0	12	-		
_fflush (LOCALDSPR) DSPR W CPU0 12 - _start(_\cstart.c) (SCU) SFR W CPU0 11 - _fflush LUU P CPU0 11 -	-	_ltoa	(.CPU0.DSPR)	DSPR0	W	CPU0	12	-		
_start(\cstart.c) (SCU) SFR W CPU0 11 -		_fflush	(.LOCAL.DSPR)	DSPR	W	CPU0	12	-		
Affinal International Internat		_start(\cstart.c)	(.SCU)	SFR	W	CPU0	11	-		
		_fflush	_iob	LMU	R	CPU0	10	1		
		_dbg_trap_tc	_dbg_request	LMU	W	CPU0	10	-		

3.5. Compare Results

The Embedded Profiler has a feature to compare results. This is very useful to see the differences before and after a fix. Note that you can only compare results from the same analysis.

- 1. In the TASKING Embedded Profiler, select a result. For example, Result-2 of PerfAnalysis-1.
- 2. From the Result menu, select Compare Results.
- 3. Select another result, for example Result-1. The results you can select are marked yellow.

The comparison starts and a difference report is created. The numbers in the report are calculated as the "first selected result" minus the "second selected result".

7 TASKING Embedded Profiler vx.yrz - o	demo_dspr_tc39 - PerfAnalysis-1 - Result-2 - compared to Result-1		-		×
Project Analysis Result Help					
💠 🕨 🐴					
	Summary Diff Functions Diff Configuration Diff Processor: TC39xED Trace settings: Core=[0], Memory=TCM (tile 0-7), Mode=Reset-OneShot Info Diff Info Diff Started at: May 26, 2021 6:40:50 PM / May 26, 2021 4:31:46 PM CPU clock count: -144,992	Source Coverage Diff fputc main -100% -50% 0%	50%	100%	^
	Average stalls per clock = -0.18 ICache misses: +1 DCache misses: -4,105 Performance Hotspots Clocks Diff init_entry main 	ICache Miss Count Diff setclockpersec(.\cstart.c) _host_write _emitchar _dbg_trap_tc .cocofun_4(0x80002c5e) strlen main fclose exit			
	_host_write	clock -2 -1	0 1	2	•

3.6. Export Results

You can export analysis results and comparison results to comma separated values (CSV) files. You can choose to export instructions, functions or memory depending on the analysis type.

- 1. In the TASKING Embedded Profiler, select a result. For example, Result-1 of PerfAnalysis-1.
- 2. From the Result menu, select Export to CSV.

The Export to CSV dialog appears.

Export to CSV		×
Instructions CSV file:	C:\Users\name\workspace_prof\demo_dspr_tc39\instructions.csv	Browse
Functions CSV file:	C:\Users\name\workspace_prof\demo_dspr_tc39\functions.csv	Browse
	Export	Cancel

3. Enter the filename(s) and click **Export**.

Chapter 4. Effects on Profiling Analysis Results

This chapter describes the differences in analysis results due to compiler optimizations and explains the effects of interrupt handlers on interrupted functions.

4.1. Differences in Analysis Results Due to Compiler and Linker Optimizations

4.1.1. Tail Call Optimization

Analysis results may be different for functions in a performance analysis or flow analysis compared to a memory analysis or function analysis. This can happen due to the tail call optimization of the C compiler, which is part of the peephole optimization of the C compiler (option **-Oy**). This optimization is enabled by default for the TASKING VX-toolset for TriCore.

This optimization replaces the call to the leaf function with a jump instruction. The leaf function's return instruction then performs the return that the calling function would have done.

The function analysis and memory analysis do see that the return belongs to the leaf function, but do not know about the jump instruction to a leaf function. The cycles up to the return instruction are added to the leaf function. Therefore the number of cycles for the calling function are less than expected.

Without the tail call optimization, the normal function flow is: $func_a()$ calls $func_b()$ which calls $func_c()$. $func_c()$ returns to $func_b()$ which returns to $func_a()$.

With tail call optimization, the function flow becomes: $func_a()$ calls $func_b()$ which jumps to $func_c()$. $func_c()$ returns to $func_a()$.

For an example of this behavior, see the demo_tailcall tutorial.

- 1. Import the demo_tailcall tutorial for the TC29x or TC39x the same way as explained for demo_dspr in Section 3.1, *Prepare Demo Project in Eclipse*. For this tutorial we use demo_tailcall_tc39. The tutorial already contains an Embedded Profiler project file.
- 2. Start the TASKING Embedded Profiler.
- 3. From the Project menu, select Open Project, and select demo_tailcall_tc39.EmbProf.
- 4. Inspect the **Functions** tab in Result-1 of PerfAnalysis-1, MemAnalysis-1, FuncAnalysis-1 and FlowAnalysis-1.

For the Performance Analysis PerfAnalysis-1 and the Flow Analysis FlowAnalysis-1, you can see there are 4902 clocks for function $tail_test_1()$ and 3856 clocks for function len().

7 TASKING Embedded Profile	r vx.yrz - demo_tailcall_tc39	- PerfAnalysis-1 - F	lesult-1						- 🗆	×
Project Analysis Result H	elp									
🕂 🕨 🐇										
✓	Summary Functions So	ource Lines Instru	ctions Source	Disassembly						
V M PerfAnalysis-1	Function	Source	Address	Coverage %	Clocks ∇	% Of Total Time	Clocks With Children	Entries	Avg. Clocks/Er	ntry ^
> Result-2	_start(\cstart.c)	\cstart.c: 273	0x800023a8	100	63,612	77.52	82,014	1	63,612	
V MemAnalysis-1	tail_test_1	\demo_tailca	0x80002672	100	4,902	5.97	9,268	100	49	
Result-1	fill_array	\demo_tailca	0x8000261a	100	3,950	4.81	6,008	1	3,950	
Result-2	len	\report.c: 28	0x800026b2	100	3,856	4.7	3,856	100	38	
✓ Image: Value	rand		0x80002690	100	2,058	2.51	2,058	99	20	
Result-1	main	\demo_tailca	0x80002648	100	1,686	2.05	16,998	1	1,686	
Result-2	_c_init_entry		0x80002120	42	784	0.96	784	1	784	
✓ ₩ FlowAnalysis-1	report	\report.c: 15	0x800026c0	92	510	0.62	510	10	51	
📈 Result-1	setclockpersec(\cstart.c)	\cstart.c: 1381	0x800025b2	46	134	0.16	172	1	134	
Result-2	.cocofun_4(0x80002378)	\cstart.c: 273	0x80002378	100	116	0.14	116	2	58	
	.cocofun_1	\cstart.c: 91	0x80002348	100	98	0.12	98	2	49	
	.cocofun_2	\cstart.c: 92	0x80002358	100	88	0.11	88	2	44	
	.cocofun_3	\cstart.c: 273	0x80002368	100	64	0.08	64	2	32	
	init_sp(\cstart.c)	\cstart.c: 215	0x80002392	100	50	0.06	82,064	1	50	
	.cocofun_5	\cstart.c: 116	0x80002388	100	38	0.05	38	1	38	
	srand		0x800026f8	100	36	0.04	36	1	36	
	_c_init		0x80002114	100	36	0.04	820	1	36	
	.cocofun_4(0x80000014)		0x80000014	100	24	0.03	24	1	24	
	setfoschz		0x800026ea	100	14	0.02	38	1	14	
	_Exit		0x80000010	50	8	0.01	8	1	8	~
	<	·								>

For the Memory Analysis MemAnalysis-1 and the Function-level Analysis FuncAnalysis-1, you can see there are 8890 clocks for function len() and 548 clocks for function tail_test_1().

W IASKING Embedded Profi Project Analysis Result H	ler vx.yrz - demo_tailcall_tc39 Help	- FuncAnalysis-1 -	Kesuit-I						- 0	^
🕂 🕨 🐴										
∨ 🗁 demo_tailcall_tc39	Summary Functions So	urce Disassembly	1							
✓	Function	Source	Address	Covered	Clocks ▽	% Of Total Time	Clocks With Children	Entries	Avg. Clocks/Entr	y ^
	_start(\cstart.c)	\cstart.c: 273	0x800023a8	1	62,496	76.96	81,208	1	62,496	
	len	\report.c: 28	0x800026b2	1	8,890	10.95	8,890	100	88	
Result-1	rand		0x80002690	1	3,048	3.75	3,048	99	30	
Result-2	fill_array	\demo_tailca	0x8000261a	1	2,966	3.65	6,014	1	2,966	
✓ → FuncAnalysis-1	main	\demo_tailca	0x80002648	1	876	1.08	17,006	1	876	
🐱 Result-1	_c_init_entry		0x80002120	\checkmark	832	1.02	832	1	832	
🐱 Result-2	report	\report.c: 15	0x800026c0	\checkmark	630	0.78	630	10	63	
🗸 🏹 FlowAnalysis-1	tail_test_1	\demo_tailca	0x80002672	\checkmark	548	0.67	10,068	100	5	
Result-1	.cocofun_4(0x80002378)	\cstart.c: 273	0x80002378	\checkmark	204	0.25	204	2	102	
📈 Result-2	.cocofun_1	\cstart.c: 91	0x80002348	\checkmark	162	0.2	162	2	81	
	.cocofun_2	\cstart.c: 92	0x80002358	\checkmark	152	0.19	152	2	76	
	setfoschz		0x800026ea	✓	144	0.18	178	1	144	
	.cocofun_3	\cstart.c: 273	0x80002368	✓	136	0.17	136	2	68	
	srand		0x800026f8	✓	48	0.06	48	1	48	
	.cocofun_5	\cstart.c: 116	0x80002388	√	42	0.05	42	1	42	
	.cocofun_4(0x80000014)		0x80000014	\checkmark	34	0.04	34	1	34	
	setclockpersec(\cstart.c)	\cstart.c: 1381	0x800025b2	-	-	-	178	1	-	
	_c_init		0x80002114	-	-	-	832	1	-	
	_trapsystem		0x8000233c	-	-	-	-	-	-	
	_trapprotection		0x80002328	-	-	-	-	-	-	~

 Rebuild the example in the TriCore VX-toolset for TriCore with the peephole optimization disabled (C compiler option -OY, or in Eclipse select Project » Properties for » C/C++ Build » Settings » Tool Settings » C/C++ Compiler » Optimization » Optimization level » Custom Optimization and in the **Custom Optimization** tab disable **Peephole optimizations**), and run the analyses again in the Embedded Profiler to see the differences.

4.1.2. Code Compaction (Reverse Inlining)

The compiler optimization Code Compaction (C compiler option **-Or**) is the opposite of inlining functions: chunks of code that occur more than once, are transformed into a function. This reduces code size at the cost of execution speed.

For profiling results this will make functions that in source do not do function calls show up having a higher value for clocks with children.

These effects should be considered when looking at profiling results. Turn off code compaction with C compiler option -OR, or in Eclipse select Project » Properties for » C/C++ Build » Settings » Tool Settings » C/C++ Compiler » Optimization » Optimization level » Custom Optimization and in the Custom Optimization tab disable Code compaction), and run the analyses again in the Embedded Profiler to see the differences.

4.1.3. Automatic Function Inlining

The compiler optimization Automatic Function Inlining (C compiler option **-Oi**) will inline small functions that are not too often called. This reduces execution time at the cost of code size.

For profiling results this will make functions that in the source do function calls show up as not doing the functions calls. Instead the 'Clocks' count for that function becomes higher than it would when the actual function was not inlined. This also results in a lower than expected value for 'Clocks With Children'.

These effects should be considered when looking at profiling results. Turn off automatic function inlining with C compiler option -OI, or in Eclipse select Project » Properties for » C/C++ Build » Settings » Tool Settings » C/C++ Compiler » Optimization » Optimization level » Custom Optimization and in the Custom Optimization tab disable Automatic function inlining), and run the analyses again in the Embedded Profiler to see the differences.

4.1.4. Delete Duplicate Code and Delete Duplicate Constant Data

The linker optimizations Delete Duplicate Code (linker option **-Ox**) and Delete Duplicate Constant Data (linker option **-Oy**) remove code and constant data that is defined more than once from the resulting object file.

For profiling results this may result in a function call or a data reference that looks unexpected but is actually correct. The same code or the same data just another name.

These effects should be considered when looking at profiling results. Turn off these linker optimizations with linker option -OXY, or in Eclipse select **Project » Properties for » C/C++ Build » Settings » Tool Settings » Linker » Optimization** and disable **Delete duplicate code** and **Delete duplicate date**), and run the analyses again in the Embedded Profiler to see the differences.

4.2. Effects of Interrupt Handlers on Interrupted Functions

Interrupt handlers that do not call any functions (user functions, run-time functions and functions generated for code compaction) are not visible in function analyses and memory analyses and their clock cycles are added to the interrupted function. For performance analyses the interrupt function is visible and its cycles are added to the interrupted function, except for the first few instructions that are part of the interrupt vector table; the interrupt handler and children are visible and have cycles accounted to them.

Interrupt handlers that do call function(s) are visible for all three analysis types. For function and memory analyses, the interrupt handler and its children are visible and have cycles accounted to them. These cycles are not added to the clocks with children of the interrupted function. For performance analyses, the interrupt handler cycles (including children) are added to clocks with children of the interrupt d function, except for the cycles accounted to the interrupt vector table; the interrupt handler and children are visible and have cycles accounted to them.

Chapter 5. Using the TASKING Embedded Profiler

You can run the TASKING Embedded Profiler in two ways, via an interactive graphical user interface (GUI) or via the command line. The GUI variant is useful in showing graphical analysis results with hints how to improve the code. The command line interface is useful in automated scripts and makefiles to generate analysis results in comma separated values (CSV) files.

5.1. Run the Embedded Profiler in Interactive Mode

To start the Embedded Profiler select **Embedded Profiler** from the Windows **Start** menu. The program starts with an empty window except for a menu bar and a toolbar at the top. The area below that consists of two panes. The left pane is used to display a project tree, with a project name, one or more analysis names and one or more result names. The right pane is used to display an analysis result. You can resize a pane by dragging one of its four corners and you can move a pane by dragging its title. You can drag the button toolbar to another place, for example vertically to the left side or even detach it from the main window.

🔞 TASKING Embedded Profiler vx.yrz	-	×
Project Analysis Result Help		
∯ M2		
No open project No analysis result selected		

Normal project management is available. You can create, open, edit, close or delete a project. A project filename will have the extension . EmbProf.

The steps to:

- · create a project
- · create an analysis
- run an analysis

are described in Section 3.2, Analyze Project in TASKING Embedded Profiler.

See also Section 3.5, *Compare Results* and Section 3.6, *Export Results*. For details about the Results see Chapter 6, *Reference*.

5.2. Run the Embedded Profiler from the Command Line

To run the Embedded Profiler from the command line use the **EmbProfCmd** batch file in a Windows Command Prompt. Enter the following command to see the usage:

EmbProfCmd --help

The general invocation syntax is:

EmbProfCmd options project.EmbProf

where, *project*. EmbProf refers to an existing Embedded Profiler project file.

The following *options* are available:

Option	Description
-? /help	This option causes the program to display an overview of all command line options.
compare=result -mresult	This option allows you to compare the results of a run with another result. You must specify the name of an existing reference result. Option run should be used together with this option.
continuous -c	This option allows you to run the analysis in continuous trace mode. Without this option, the default is one shot mode.
core=core-nr	This option allows you to specify the core index number. Without this option, the default is core 0.
flash -f	This option flashes the new ELF file if it differs from the loaded ELF file.
frequency=frequency	This option allows you to specify the core <i>frequency</i> in Mhz. Without this option, the previously measured frequency is used.
jtag=speed -jspeed	This option allows you to set the JTAG <i>speed</i> in MHz.
memorytype=type -ttype	This option allows you to specify the trace memory type. <i>type</i> can be TCM, XTM or TRAM.

Option	Description
periodclocks=clocks	This option allows you to specify the duration of the trace in number of CPU <i>clocks</i> .
periodcount=count	This option allows you to set the number of periods that the analysis should run.
periodseconds=seconds	This option allows you to specify the duration of the trace in seconds.
run=analysis -ranalysis	This option allows you to run an existing analysis.
server=hostname -shostname	This option allows you to specify the device server name. If you omit this option, the default is localhost.
tilerange=from-to -xfrom-to	This option allows you to specify the tile memory range for the TCM memory type.
version -v	This option shows the program version header.

To run an existing analysis

Use the following syntax to run an existing analysis from the command line:

```
EmbProfCmd --run=analysis project.EmbProf
```

where, *project*. EmbProf refers to an existing Embedded Profiler project file.

To run and compare an existing analysis

Use the following syntax to run an existing analysis and compare the results with a previous result from the command line:

```
EmbProfCmd --run=analysis --compare=result project.EmbProf
```

where, *project*. EmbProf refers to an existing Embedded Profiler project file.

5.2.1. Command Line Tutorial

In this section we use tutorial demo_dspr_tc39 with the delivered demo_dspr_tc39.EmbProf to illustrate the use of the command line options of the Embedded Profiler.

Prepare command line

Before you run the Embedded Profiler from the command line, follow these steps to configure the Windows command prompt.

1. Start the Windows Command Prompt and go to the workspace directory containing the tutorial demo_dspr_tc39.



2. Add the executable directory of the Embedded Profiler to the environment variable PATH. The executable directory is the profiler directory in the installation directory. Substitute *version* with the correct version number.

set PATH=%PATH%;"C:\Program Files\TASKING\prof version\profiler"

Command line examples

1. To run a performance analysis on demo_dspr_tc39 using one shot trace mode, enter:

EmbProfCmd --run=PerfAnalysis-1 demo_dspr_tc39.EmbProf

The results are exported to the CSV files demo_dspr_tc39_functions.csv and demo_dspr_tc39_instructions.csv. You can inspect these files with any text editor. The first line in a CSV file shows the columns that are used.

Note that the command line invocation does not add a new result entry to the demo_dspr_tc39.EmbProf file.

2. To run a performance analysis on demo_dspr_tc39 using one shot trace mode and compare the results with original, enter:

EmbProfCmd --run=PerfAnalysis-1 --compare=original demo_dspr_tc39.EmbProf

The results of the comparison are exported to the CSV file demo_dspr_tc39_diff_functions.csv. If all value fields are zero, this indicates that the results are identical.

3. To run a performance analysis on demo_dspr_tc39 using one shot trace mode and compare the results with fixed, enter:

EmbProfCmd --run=PerfAnalysis-1 --compare=fixed demo_dspr_tc39.EmbProf

The results of the comparison are exported to the CSV file demo_dspr_tc39_diff_functions.csv. Fields that contain zeros indicate no change. Fields with negative values indicate an improvement, fields with positive values indicate worse performance. In this example the comparison is worse, because we compare the original result (non-fixed sources) with a version where the sources have been fixed. Normally, you compare your results with a previous result.

4. To run an analysis using continuous trace mode use option --continuous. Be aware that this mode requires that the application ends and does not contain endless while loops. Otherwise an analysis run will not end.

EmbProfCmd --run=PerfAnalysis-1 --compare=fixed --continuous
 demo_dspr_tc39.EmbProf

5. To run an analysis on a specific core, use option --core=core-nr. For the TC39xB derivative your can use the values 0 to 5. Be aware that a core needs to be enabled in the startup code of the application. Otherwise the analysis run will not terminate.

6. To specify a remote host to connect to the target, use option --server=hostname. The default, if you do not specify this option, is localhost.

5.3. What to Do if Your Application Does not Start on a Board?

When you profile an application and you encounter the error message:

```
Trace error: cannot find code at address address Do you want to continue the run?
```

it might be the case that the application does not include a valid Boot Mode Header 0 (BMHD0) configuration, or that the start address in the Boot Mode Header on the target does not match the start address of the application. In order to fix this you need to initialize a Boot Mode Header for your target. But be careful, you need to know what you are doing, because wrong use of the Boot Mode Headers might brick the device. Therefore, we advice you to first read chapter 4 TC29x BootROM Content of the AURIX[™] TC29x B-Step User's Manual, or similar chapter in the User's Manual for other devices. Also read sections 7.9.13 Boot Mode Headers, and section 9.7.1. Boot Mode Headers in the TriCore User Guide.

To initialize the Boot Mode Header using Eclipse in the TASKING VX-toolset for TriCore:

- 1. From the **Project** menu, select **Properties for** » **C/C++ Build** » **Memory**, and open the **Boot Mode Headers** tab.
- 2. In Boot Mode Header 0, from the Boot Mode Header configuration, select Generate Boot Mode Header.

Properties for myproject				— 🗆 X
type filter text	Memory			<> ▼ ⇒ ▼
 > Resource Builders ✓ C/C++ Build Build Variables 	Configuration: Debug [Active]			V Manage Configurations
Logging	Memory Reserved MCS Macros Speci	al Areas Boot Mode Headers		
Memory	Boot Mode Header 0 (0xaf400000)		Boot Mode Header 1 (0xaf400200)	
Processor Settings	Boot Mode Header configuration:	Generate Boot Mode Heac 🗸	Boot Mode Header configuration:	Reserve Boot Mode Heade $ \smallsetminus $
Stack/Heap	Hardware configuration start-up mode:	Internal start from Flash \sim	Hardware configuration start-up mode:	Internal start from Flash \sim
Startup Configuration	Lockstep for CPU 0	Mode selection by HWCFG pins	Lockstep for CPU 0	Mode selection by HWCFG pins
> C/C++ General	Lockstep for CPU 1	LBIST execution start by SSW	Lockstep for CPU 1	LBIST execution start by SSW
Project References	Lockstep for CPU 2		Lockstep for CPU 2	
> Run/Debug Settings	Lockstep for CPU 3		Lockstep for CPU 3	
	User code start address:	"_START"	User code start address:	"_START"
	Checksum range start address:		Checksum range start address:	
	Checksum range end address (exclusive)		Checksum range end address (exclusive)	
	Boot Mode Header 2 (0xaf400400)		Boot Mode Header 3 (0xaf400600)	
	Boot Mode Header configuration:	Reserve Boot Mode Heade $ \smallsetminus $	Boot Mode Header configuration:	Reserve Boot Mode Heade \smallsetminus
	Hardware configuration start-up mode:	Internal start from Flash \sim	Hardware configuration start-up mode:	Internal start from Flash \sim
	Lockstep for CPU 0	Mode selection by HWCFG pins	Lockstep for CPU 0	Mode selection by HWCFG pins
	Lockstep for CPU 1	LBIST execution start by SSW	Lockstep for CPU 1	LBIST execution start by SSW
	Lockstep for CPU 2		Lockstep for CPU 2	
	Lockstep for CPU 3		Lockstep for CPU 3	
	User code start address:	"_START"	User code start address:	"_START"
	Checksum range start address:		Checksum range start address:	
	Checksum range end address (exclusive)		Checksum range end address (exclusive)	
	 Settings are stored in the project Isl file: 	myproject.Isl		Restore Defaults Apply
0				OK Cancel

3. Leave the other default settings untouched and select **OK**.

This will initialize the Boot Mode Header to allow for stand-alone execution of the target.

Chapter 6. Reference

Every analysis result shows a number of tabs with information. What information is shown depends on the type of the analysis: performance analysis, memory access analysis or function-level analysis.

Furthermore there is a Settings dialog where you can specify values that influence the way information is shown in the analysis results. Also the Analysis Scope page of the New Analysis wizard is described in more detail.

This chapter contains a description of the Settings dialog and contains an overview of all the fields and columns in an analysis result.

6.1. Settings Dialog

In the Settings dialog you can specify values that influence the way information is shown in the analysis results.

To open the Settings dialog

1. From the Project menu, select Settings.

The Settings dialog appears.

77 Settings	×
Edit settings	
Analysis thresholds Threshold for average stalls per clock: Threshold factor for memory access:	0.7
Load colors Load low: Threshold % 20 Load average: Load high: Threshold % 80	
Graph colors Line 1:	
Line 2: Line 3:	
Line 4: Line 5:	
Bar: Bar maximum:	
Defaults OK	Cancel

2. Change the values and/or colors and click OK.

All results will be updated to reflect the new thresholds.

When you click the **Defaults** button all the values of the Settings dialog are reset to there initial values. By clicking on a color a color selector pops up where you can change the color.

When you run a Performance analysis, the value of **Threshold for average stalls per clock** determines when the **Average stalls per clock** value is marked red.

The **Threshold factor for memory access** is used to calculate the threshold for memory access in a Memory analysis:

Threshold factor for memory access * Local Data Scratch Pad RAM accesses = Threshold for memory access

This means, for example, when Local Data Scratch Pad RAM accesses is 32000, and the value of DSPR2 of 31950 will be marked red because it is higher than 0.05*32000=1600. Also other memory accesses that are higher than 1600 will be marked red.

In the Graph colors group you can change the colors of the graph lines.

When you run a DMA Load analysis, the settings in the **Load colors** group are visible on the DMA Load tab in the Load column. The load threshold values determine when the cells on the DMA Load tab in the Load column are changing their colors.

6.2. Analysis Scope Page

On the Analysis Scope page in the New Analysis wizard you can specify the application functions and address ranges you want to trace. If you do not specify anything, the whole application will be analyzed (the full address range).

Reference

🔞 New Analysis				×
i Analysis Scope				
Application functions:		Tracing 4 i	ranges (max 4)	
0x80002f3a-0x80002f98 ×	<- Filter			0x00000000 0x00003fff
exit [0x80002f3a-0x80002f4f] fclose [0x80002f50-0x80002f77]		1		0x00004000 0x00005000
fputc [0x80002f78-0x80002f97]				0x00005001 0x7fffffff
		2		0x8000000
			main 0x80002	00 39
	Add ->			
	<- Remove		printf 0x800021 0x800021	598 Ebd
				0x80003000
				0x80003001
		3	.text.traptab0.trapvec.000 0xa00fc0	000
	Invert all	4	.text.traptab0.trapvec.005 0xa00fc0)a0)a9
Address region: Add ->	<- Set			Oxfffffff
			<- Back Next -> Fir	ish Cancel

The Analysis Scope page consists of two sides. On the left side you can select the Application functions or specify a (user defined) address region. The right side reflects the result of the selection and shows the resulting trace ranges. The bar in front of the right side indicates if the function or region is part of the trace (green color) or excluded from the trace (white color).

Hover the mouse over a field or button or area to get additional help information.

A function region is defined by a selected function from the ELF file, the actual address range is read from the ELF file upon start of the trace run. Their ranges cannot overlap.

A user region has a fixed address range defined by the user. Their ranges cannot overlap.

You can mark each function or user region on the right side as exclude (white box) or trace (blue box for user region, green box for function). A gray area means that no selection has been made.

Optionally, you can extend each function or user region to encompass the address range extending from its end to the next begin or end border of any other function or user range.

The resulting trace ranges are based on all (possibly extended) function regions and user regions, where for overlapping address ranges the function region exclude/trace status takes precedence over the user region. The ranges are shown as numbered dark green bars in front of the right side of the dialog, A dialog finish is only possible if the number of ranges does not exceed the hardware capabilities.

To filter the list of Application functions

Either

- · enter part of the function name, or
- enter an address range, or
- click on a function or range on the right side and click **Filter** to get an initial filter which you can change afterwards.

The Application functions list will show the filtered list.

To add a function to the trace range

- 1. Select a function from the list of **Application functions**. You can use a filter first to make your selection easier
- 2. Click Add.

The function will be part of the trace range.

To add a user region to the trace range

- 1. In the **Address region** fields, enter the begin and end address of the region you want to be part of the trace. You can first click on a function or region on the right side and click **Set**, to have an initial range you can edit.
- 2. Click Add.

The region will be part of the trace range.

To extend a function or user region

- 1. Hover the mouse over an area on the right side to see which part can be extended.
- 2. Either double-click on the extension part, or select it first and then hit the spacebar to toggle the extension.

For example, see the figure above. If you double-click on the part between main and printf, function main will be extended and a (+) appears next to the function.



To include/exclude a function or user region from the trace range

- 1. Hover the mouse over an area on the right side to see which part can be excluded. Blue and green parts are part of the trace.
- 2. Either double-click on the function or region, or select it first and then hit the spacebar to toggle the exclude/trace.

The box/area turns white to indicate that it is no longer part of the trace.

Note that you can use the **Invert all** button to toggle all exclude/trace parts.

Final address range

Note that the final address range of a function is only retrieved on trace start. Theoretically functions can swap order or move in or out of user ranges since the last time you have seen the wizard Analysis scope page. On the Run Analysis dialog the configured trace scope is shown without function addresses, only when the trace is started the ELF memory layout is retrieved and used to configure the trace ranges for that run.

祝 Run Performano	e Analysis	×
🚺 Start a ne	ew run	
Project		
Processor:	TC39xED	
Executable file:	Debug\demo_dspr_tc39.elf	
Device server:	<localhost></localhost>	
Analysis Configura	ation	
Scope:	[0x4000-0x5000] [0x8000000-0x80003000] main (extended to next boundary) printf .text.traptab0.trapvec.000 .text.traptab0.trapvec.005	
Core:	Core-0 v	
Trace Configuration	n	
Buffer mode:	One shot mode O Continuous trace	
Attach mode:	Reset device O Hot attach	
Memory:	TCM V Tile range: 0 7 (total range = 07, tile size = 256 kB)	
	Trace buffer size = 2,048 kB	
Save		
Name:	Result-1	
Additional data:	Raw trace	
	Run Cance	ł

6.3. Run DMA Load Analysis Dialog

In the tutorial in section Section 3.2, *Analyze Project in TASKING Embedded Profiler* is explained how to run an analysis. When you run a DMA Load analysis, the Run DMA Load Analysis dialog contains some extra fields which are described here.

n Run DMA Load A	nalysis X
i Start a nev	v run
Project	
Processor:	TC39xED
Executable file:	Debug\demo_dma_simple_tc39.elf
Device server:	<localhost></localhost>
Analysis Configurat	ion
Scope:	(full address range)
Period size:	1,000 OCPU cycles () Seconds
Number of periods	: 60
Core:	Core-0 v
Frequency:	Measured User specified
	0
Trace Configuration	
Buffer mode:	One shot mode O Continuous trace
Attach mode:	Reset device Hot attach
Memory:	TCM V Tile range: 0 7 (total range = 07, tile size = 256 kB)
	Trace buffer size = 2,048 kB
Save	
Name:	Result-1
Additional data:	Raw trace Timeline
	Run Cancel

In the Analysis Configuration your can specify a **Period size** in **CPU cycles** or **Seconds** and the **Number of periods** that is suitable for your application. After each period information is collected. If you select **Seconds** you can specify the **User specified** core **Frequency** in MHz. **Measured** means that the previously measured frequency is used.

Additionally you can choose to generate **Timeline** data. See Section 6.15, *Timeline Tab*.

6.4. Progress Dialog

The Progress dialog shows what is going on after you started a run. When tracing the Process dialog shows the number of clocks being traced.

🕅 Running Trace		×
	Waiting for trace data	
	Cancel	

🔞 Running Trace	×
Receiving and processing trace data 200,696 Stop	
🔞 Running Trace	×
Processing pending trace data 10,988,064 Abort	

The button can show the following texts:

Cancel

No trace data has been received yet. Clicking the **Cancel** button will end tracing without saving any result.

• Stop

Trace data is being received. Clicking the **Stop** button will stop tracing but continue analyzing all data already traced by the hardware. This is the only way to halt a continuous trace for performance/flow/function/memory analysis if the embedded program does not end its main function or halt the processor. A DMA analysis could also end if a specific number of periods was requested.

Abort

Tracing has been halted but trace data received is still being analyzed. Clicking the **Abort** button will ask for confirmation to discard any traced data not analyzed yet, a result will be saved with only the analyzed data.

6.5. Summary Tab

On the Summary tab the following information is available for the different analysis types

Performance analysis

- Configuration
- Info
- Performance Hotspots Clocks

- Source Coverage
- ICache Miss Count
- DCache Miss Count

Flow analysis

- Configuration
- Info
- Performance Hotspots Clocks
- Source Coverage

Memory access analysis

- Configuration
- Info
- Performance Hotspots Clocks
- DCache Miss Count
- Memory Access
- Memory Conflicts

Function-level analysis

- Configuration
- Info
- Performance Hotspots Clocks

DMA Load analysis

- Configuration
- Info
- DMA Load
- DMA Channel Load
- DMA Load Per Period (only visible if there are multiple periods)
- DMA Channel Load Per Period (only visible if there are multiple periods)

6.5.1. Configuration

The **Configuration** part of the Summary tab contains the following information.

- (Configuration	
	Processor:	TC39xED
	Trace settings:	Core=[0], Memory=TCM (tile 0-7), Mode=Reset-OneShot
	Trace periods:	60x1,000=60,000 cycles

Information	Description
Processor	The name of the selected processor device
Trace settings	The trace configuration settings (e.g. selected cores, buffer mode, attach mode, memory type, memory range, etc.)
Trace periods	The period configuration settings (e.g. number of periods, period size, etc.). Only visible for DMA Load analysis.

Items that are marked red have additional information, hover the mouse over a value to see this additional information.

6.5.2. Info

The Info part of the Summary tab contains the following information.

B=100
E3=0,
1

Information	Description	Perf	Flow	Mem	Func	DMA Load
Started at	The date and time the analysis was run	1	1	1	1	1
Consumed time	The time (in seconds) it took for the analysis to complete	1	1	1	1	1

Information	Description	Perf	Flow	Mem	Func	DMA Load
Clock frequencies (MHz)	The values of several clock frequencies. The values are read at the start of the analysis before any reset. If the CPU was reset or halted at analysis start, the clock frequencies are not measured.	✓	<i>✓</i>	<i>✓</i>	<i>✓</i>	1
CPU data/program cache	The CPU 0, 1, 2, data cache (DCache) and program cache (PCache) settings. DCACHE0=1 means CPU0.DCACHE is enabled, PCACHE1=0 means CPU1.PCACHE is disabled. The values are read at the start of the analysis before any reset.	J	J	J.	V	
CPU clock count	The number of CPU clock cycles on the board it took to run the analysis	1	1	1	√	√
Trace periods	The actual number of trace periods					1
Period duration	The trace period size in cycles					1
Stalls	The number of clock cycles the CPU stalls on branch misses, ICache misses and/or DCache misses	1				
Average stalls per clock	The average of stalls / CPU clock count	1				
ICache misses	The number of failed attempts to read or write instructions from the instruction cache (ICache)	1				
DCache misses	The number of failed attempts to read or write data from the data cache (DCache)	1		√		
Total coverage %	Application coverage percentage, which indicates the number of executed instructions of the total number of instructions.	✓	1			
Source coverage %	Source coverage percentage, which indicates the number of executed instructions of the total number of instructions belonging to source files.	✓ 	1			
Local Data Scratch Pad RAM accesses	The number of read or write accesses to Data Scratch Pad RAM, where the core could not be determined			✓		

Information	Description	Perf	Flow	Mem	Func	DMA Load
CPU <i>x</i> Data Scratch Pad RAM accesses	The number of read or write accesses to Data Scratch Pad RAM <i>x</i> , where <i>x</i> can be 0 5			1		
PFLASH <i>x</i> accesses	The number of read or write accesses to flash memory			1		
External Bus Unit memory accesses	The number of read or write accesses to the EBU			1		
Local Memory Unit accesses	The number of read or write accesses to the LMU			1		
Program Memory Unit accesses	The number of read or write accesses to the PMU			1		
SFR accesses	The number of read or write accesses to Special Function registers			1		

Items that are marked red are high values that may be improved. Hover the mouse over a value to see additional information. You can influence the thresholds in the Settings dialog. See Section 6.1, Settings Dialog.

6.5.3. Performance Hotspots Clocks

The **Performance Hotspots Clocks** part of the Summary tab shows the functions with the highest clock count. This chart is available for all analysis types. As you can see in the following example, most of the time is spent in the functions and main, _start and _c_init_entry.



If you double-click on a function, the Source tab opens at the selected function.

6.5.4. Source Coverage

The **Source Coverage** part of the Summary tab shows the functions with source and with the lowest coverage percentage. This chart is only available for performance analyses and flow analyses.



If you double-click on a function, the Source tab opens at the selected function.

6.5.5. ICache Miss Count

The **ICache Miss Count** part of the Summary tab shows the functions with the highest number of instruction cache (ICache) misses. This chart is available for performance analyses only.



6.5.6. DCache Miss Count

The **DCache Miss Count** part of the Summary tab shows the functions with the highest number of data cache (DCache) misses. This chart is available for performance analyses and memory access analyses.



6.5.7. Memory Access

The **Memory Access** part of the Summary tab shows the functions with the highest number of data accesses to memory. This chart is available for memory access analyses only.

Hover the mouse over a value to see additional information.



6.5.8. Memory Conflicts

The **Memory Conflicts** part of the summary tab shows the total number of access conflicts where two variables from different cores access the same memory at the same time. This is called concurrent access. The demo_concurrent tutorial delivered with the product demonstrates this problem. This chart is available for memory access analyses only.

The global variable name that accesses the memory, the core from which the conflicting access originated and the type of access read (R) or write (W) is listed for the two conflicting variables.



Hover the mouse over a value to see additional information.

6.5.9. DMA

The **DMA** part of the Summary tab shows the total DMA load percentage or activations as an average of both engines. This chart is available for DMA load analyses only.



Hover the mouse over a bar to see additional information.

If you double-click on a bar, the DMA Load tab opens.

6.5.10. DMA Channel

The **DMA Channel** part of the Summary tab shows the DMA load percentage or activations for the top most DMA channels. This chart is available for DMA load analyses only.



Hover the mouse over a bar to see additional information.

If you double-click on a bar, the DMA Load tab opens at the selected channel.

6.5.11. DMA Per Period

The **DMA Per Period** part of the Summary tab shows the total DMA load average or activations on both engines per period. This chart is available for DMA load analyses only.



Hover the mouse over a part of the line to see the load percentage.

If you double-click on a line, the DMA Load tab opens at the selected channel.

6.5.12. DMA Channel Per Period

The **DMA Channel Per Period** part of the Summary tab shows the DMA load percentage or activations for the top most DMA channel per period. This chart is available for DMA load analyses only.



Hover the mouse over a part of the line to see the load percentage.

You can click on a channel line to bring that channel forward. If you double-click on a line, the DMA Load tab opens at the selected channel.

6.6. Functions Tab

The Functions tab shows a list with all the measured functions. This tab is available in all analysis types. The performance analysis contains the most columns. Click on a column to sort the list according to the information in that column. If you double-click on a function, the Source tab opens at the selected function. If no source lines can be displayed, the Disassembly tab opens. Hover the mouse over a column to see additional information.

The Functions tab contains the following information:

Column	Description	Perf	Flow	Mem	Func
Function	 The name of the measured function. Information about static functions is displayed where available, depending on the information in the ELF file: static functions with a known source file name. For example: start(\cstart.c) static functions without a known source file name having one implementation in the ELF file. For example: .cocofun_3 static functions without a known source file name having multiple implementations in the ELF file. For example: .cocofun_1(0x80002c1e) 	1		V	
Source	The relative path to the source file as stored in the application ELF file	1	√	Image: A state of the state	✓
Address	The address of the function in the application ELF file	1	1	1	1
Coverage %	The function coverage as a percentage of total function instructions. Note that the tool tip in this column shows the number of covered instructions versus the number of instructions.	V	1		
Covered	The function is called or not.				1
Clocks	The total number of CPU clocks spent in the function	1	1	1	1
% Of Total Time	The application execution time spent in the function as a percentage of the total application execution time	1	1	1	√

Column	Description	Perf	Flow	Mem	Func
Clocks With Children	The total number of CPU clocks spent in the function and call tree descendents	1	1	1	1
Entries	The total number of times the function is called	1	1	1	1
Avg. Clocks/Entry	The average number of CPU clocks spent in a function per function entry	1	1	1	1
Max Clocks/Entry	The highest number of CPU clocks spent in a function per function entry	1	1	1	1
Min Clocks/Entry	The lowest number of CPU clocks spent in a function per function entry	1	1	1	1
Jitter/Entry	The difference between the highest and lowest number of CPU clocks spent in a function. This is the difference of the previous two columns.	✓	<i>√</i>	<i>✓</i>	√
Branch Misses	The total number of branch misses	1			
ICache Misses	The total number of instruction cache misses	1			
DCache Misses	The total number of data cache misses	1		1	
Stalls	The total number of stalls due to memory access delays or pipeline hazards	1			

6.7. Source Lines Tab

The Source Lines tab shows a list with all the source lines of the measured functions where branch misses, instruction cache misses, data cache misses and/or stalls appear. This tab is available for performance analyses only. Click on a column to sort the list according to the information in that column. Hover the mouse over a column to see additional information.

If you double-click on a row, the Source tab opens at the selected source line.

The Source Lines tab contains the following information:

Column	Description
Source	The source line number, function name and relative path to the source file where the problem occurred
Clocks	The total number of CPU clocks spent on the source line
Coverage %	The source line coverage as a percentage of total source line instructions. Note that the tool tip in this column shows the number of covered instructions versus the number of instructions.
Branch Misses	The total number of branch misses
ICache Misses	The total number of instruction cache misses

Column	Description
DCache Misses	The total number of data cache misses
Stalls	The total number of stalls due to memory access delays or pipeline hazards

6.8. Instructions Tab

The Instructions tab shows a list with all the instructions of the measured functions where branch misses, instruction cache misses, data cache misses and/or stalls appear. This tab is available for performance analyses only. Click on a column to sort the list according to the information in that column. Hover the mouse over a column to see additional information.

If you double-click on a row, the Disassembly tab opens at the selected instruction.

The Instructions tab contains the following information:

Column	Description
Address	The instruction address and function name where the problem occurred
Clocks	The total number of CPU clocks spent on the instruction
Branch Misses	The total number of branch misses
ICache Misses	The total number of instruction cache misses
DCache Misses	The total number of data cache misses
Stalls	The total number of stalls due to memory access delays or pipeline hazards

6.9. Memory Access Tab

The Memory Access tab shows the functions and variables and their data accesses to memory. This tab is available for memory access analyses only.

Hover the mouse over a value to see additional information.
Reference

iject Analysis Result	Help								
≽ demo_dspr_tc39	Summary Funct	ions Memory Acc	ess Memo	ory Conflic					
> 🦝 PerfAnalysis-1	Function	Variable	Region	Access	Origin	Count ∇	DCache Misses		1
Recult-1	main	x	LMU	W	CPU0	16,384	2,048		
Man Nesure 1	_c_init	x	LMU	W	CPU0	16,384	2,048		
	_start(\cstart.c)	(.SCU)	SFR	R	CPU0	2,677	-		
	_emitchar	_iob	LMU	R	CPU0	268	2		
	emitchar	(.LOCAL.DSPR)	DSPR	W	CPU0	108	-		
	emitchar	_iob	LMU	W	CPU0	81	-		
	_c_init	(.PF0)	PFLASH0	R	CPU0	68	12		
	_start(\cstart.c)	(.LOCAL.DSPR)	DSPR	W	CPU0	66	-		
	emitchar	(.CPU0.DSPR)	DSPR0	R	CPU0	54	-		
	emitchar	(.LOCAL.DSPR)	DSPR	R	CPU0	51	1		
	_c_init	_iob	LMU	W	CPU0	50	6		
	c init	(.LMU0.RAM)	LMU	w	CPU0	40	4		
	doprint	(.LOCAL.DSPR)	DSPR	W	CPU0	33	-		
	_dbg_trap_tc	(.LOCAL.DSPR)	DSPR	W	CPU0	33	-		
	_dbg_cacheawi	(.LOCAL.DSPR)	DSPR	W	CPU0	32	-		
	_c_init	(.CPU0.DSPR)	DSPR0	W	CPU0	32	-		
	emitchar	(.CPU0.DSPR)	DSPR0	W	CPU0	29	-		
	doprint	(.LOCAL.DSPR)	DSPR	R	CPU0	28	-		
	_emitchar	(.LMU0.RAM)	LMU	W	CPU0	27	-		
	doprint	(.PF0)	PFLASH0	R	CPU0	27	1		
	_dbg_trap_tc	(.LOCAL.DSPR)	DSPR	R	CPU0	25	5		
	fclose	(.LOCAL.DSPR)	DSPR	w	CPU0	21	-		
	dbg cacheawi	(.LOCAL.DSPR)	DSPR	R	CPU0	16	-		
	fclose	(LOCAL,DSPR)	DSPR	R	CPU0	15	2		
	strlen	(.CPU0.DSPR)	DSPR0	R	CPU0	12	-		
	Itoa	(.CPU0.DSPR)	DSPRO	W	CPU0	12	-		
	fflush	(LOCAL.DSPR)	DSPR	W	CPU0	12	-		
		(CCID	CED .	147	CDUO	11			

The Memory Access tab contains the following information:

Column	Description
Function	The name of the function that contains the global variable. Information about static functions is displayed where available, depending on the information in the ELF file:
	 static functions with a known source file name. For example: _start(\cstart.c)
	 static functions without a known source file name having one implementation in the ELF file. For example: .cocofun_3
	• static functions without a known source file name having multiple implementations in the ELF file. For example: .cocofun_1(0x80002cle)
Variable	The name of the global variable, if the address is associated with a variable, otherwise "(unidentified)" is shown. This may be because of function stack area, csa area, peripheral SFR area or another unknown area. Another possibility is that it is a local static variable which is not shown. In order to have static variables listed in the profiling analysis results, when building your application specify the assembler optionemit-locals=+symbols, or in Eclipse select Project » Properties for » C/C++ Build » Settings » Tool Settings » Assembler » Symbols » Emit local non-EQU symbols.
Region	The name of the memory

Column	Description
Access	The type of access read (R) or write (W)
Origin	The core from which the conflicting access originated
Count	The number of accesses
DCache Misses	The number of cache misses for this specific access

6.10. Memory Conflicts Tab

The Memory Conflicts tab shows the conflicts where two variables from different cores access the same memory at the same time. This is called concurrent access. The demo_concurrent tutorial delivered with the product demonstrates this problem. This tab is available for memory access analyses only.

Hover the mouse over a value to see additional information.

Summary Functions Memory Access		y Access	Memory Conflicts		ource Disassembly	Raw Trace					
Function-1 \triangle	Variable-1	Region-1	Access-1	Origin-1	Function-2	Variable-2	Region-2	Access-2	Origin-2	Count	^
main	var0	LMU	R	CPU0	main	var5	LMU	W	CPU5	952	
main	var0	LMU	W	CPU0	main	var1	LMU	R	CPU1	1	
main	var0	LMU	W	CPU0	main	var1	LMU	W	CPU1	945	
main	var0	LMU	W	CPU0	main	var2	LMU	R	CPU2	2	
main	var0	LMU	W	CPU0	main	var2	LMU	W	CPU2	944	
main	var0	LMU	W	CPU0	main	var3	LMU	R	CPU3	1	

The Memory Conflicts tab contains the following information:

Column	Description
Function-1 / Function-2	The name of the first/second function that contains the global variable.
Variable-1 / Variable-2	The name of the first/second global variable
Region-1 / Region-2	The name of the first/second memory
Access-1 / Access-2	The type of access read (R) or write (W) for the first/second variable
Origin-1 / Origin-2	The core of the first/second variable from which the conflicting access originated
Count	The number of access conflicts

6.11. Source Tab

The Source tab shows the source code for the selected function. For performance analyses only, trace data is also present grouped by source line. For performance and flow analyses only, coverage data is also present.

Reference

oject Analysis Resu	lt Help													
4 🕨 🚽														
😂 demo_dspr_tc39	Summary	Summary Functions Source Lines Instructions Source Disassembly												
 Result-1 	Brows	Browse\demo_dspr.c (loaded C:\Users\name\workspace_prof\demo_dspr_tc39\demo_dspr.c from from Nov 3, 2020 1:58:44 PM)												
	LineNo	Source	Clocks	Coverage %	Branch Misses	ICache Misses	DCache Misses	Stalls						
	30													
	31	∳else												
	32													
	33	// this is the fixed line												
	34	<pre>// we allocate x[] in DSPR0 to avoid the penalty in stalls</pre>												
	35	volatile intprivate0 x[ARRAY_SIZE];												
	30													
	20	#endii												
	30	int main (woid)	8	100	-	-		3						
	40	/	•	100				5						
	41	<pre>printf("Start\n"):</pre>	2	50	-	-	-	-						
	42	2												
	43	clock t clockstart = clock();	12	100	-	-	-	6						
	44													
	45	for (int i = 0; i < ARRAY_SIZE; ++i)	130,884	75	-	-	2,048	40,863						
	46	{												
	47	x[i] = 1;	48	66	-	1	-	21						
	48	}												
	49													
	50	<pre>int duration = (int) (clock() - clockstart);</pre>	8	100	-	-	-	6						
	51	<pre>printf("duration %i ticks\n", duration);</pre>	20	60	-	-	-	9						
	52	}	12	100	-	-	-	6						
	53													

The columns are the same as explained in Section 6.7, *Source Lines Tab.* Red values indicate a miss or a stall. Light red fields in the coverage columns indicate uncovered lines or instructions. Hover the mouse over a value to see additional information.

With the **Browse** button you can open another source file.

When you enable Show disassembly, the disassembly will be intermixed with the source lines.

6.12. Disassembly Tab

The Disassembly tab shows the instructions for the selected function. For performance analyses only, trace data is also present grouped by instruction address. For performance and flow analyses only, coverage data is also present.

TASKING Embedded Profiler User Guide

demo_dspr_tc39	Summary Funct	ions Source L	ines Instr	uctions Source Disassembly							
Result-1	Function	Address	Disassem	bly	Clocks	Covered	Branch Misses	ICache Misses	DCache Misses	Stalls	1
Ma Result 1	setclockpersec(0x80002ee2	and	d15,#0xf	-	-	-	-	-	-	
	setclockpersec(0x80002ee4	div	d0/d1,d0,d15	4	\checkmark		1	-	3	
	setclockpersec(0x80002ee8	mov	d4/d5,d0	2	\checkmark		-	-	÷	
	setclockpersec(0x80002eec	t	0x80002fae	20	\checkmark	-	-	-	9	
	main										
	main	0x80002ef0	sub.a	sp,#0x8	8	\checkmark	-	-	-	3	
	main	0x80002ef2	lea	a4,0x80000000	-	-	-	-	-	-	
	main	0x80002ef6	call	0x80002f88	2	\checkmark	-	-	-	-	
	main	0x80002efa	call	0x80002bfc	12	\checkmark	-	-	-	6	
	main	0x80002efe	mov	d8,d2	16	\checkmark	-	-	-	6	
	main	0x80002f00	movh.a	a15,#0x9004	-	-	-	-	-	-	
	main	0x80002f04	lea	a15,[a15]0x14	32	\checkmark	-	1	-	15	
	main	0x80002f08	mov	d15,#0x1	2	\checkmark	-	-	-	-	
	main	0x80002f0a	lea	a2,0x3fff	-	-	-	-	-	-	
	main	0x80002f0e	st.w	[a15+]0x4,d15	114,496	\checkmark	-	-	1	40,863	
	main	0x80002f10	loop	a2,0x80002f0e	16,386	\checkmark	-	-	2,047	-	
	main	0x80002f12	call	0x80002bfc	8	\checkmark	-	-	-	6	
	main	0x80002f16	sub	d2,d8	16	\checkmark	-	-	-	9	
	main	0x80002f18	st.w	[sp],d2	-	-	-	-	-	-	
	main	0x80002f1a	movh.a	a4,≢0x8000		-	-	-	-	÷	
	main	0x80002f1e	lea	a4,[a4]0x3054	2	\checkmark	-	-	-	-	
	main	0x80002f22	call	0x80002f88	2	\checkmark	-	-	-	-	
	main	0x80002f26	mov	d2,#0x0	8	\checkmark	-	-	-	3	11
	main	0x80002f28	ret		4	\checkmark	-	-	-	3	
	exit										
	exit	0x80002f2a	mov	d15,d4	4	\checkmark	-	-	-	-	
	exit	0x80002f2c	call	0x800020f6	-	\checkmark	-	-	-	-	
	exit	0x80002f30	call	0x800023d4	12	\checkmark	-	-	-	6	•

The Disassembly tab contains the following information:

Column	Description
Address	The instruction address and function name where the problem occurred
Clocks	The total number of CPU clocks spent on the instruction
Covered	Instruction is executed or not
Branch Misses	The total number of branch misses
ICache Misses	The total number of instruction cache misses
DCache Misses	The total number of data cache misses
Stalls	The total number of stalls due to memory access delays or pipeline hazards

Red values indicate a miss or a stall. Light red fields in the Covered column indicate uncovered lines or instructions. Hover the mouse over a value to see additional information.

If you double-click on a row, the Raw Trace Data tab, if present, opens at the selected address.

Note that due to hardware constraints, a miss or a stall cannot always be linked to the exact assembly instruction.

6.13. Raw Trace Data Tab

The Raw Trace Data tab is included as a service to advanced users who are familiar with the Infineon Multi-Core Debug Solution and who want to examine program flow. Raw trace data is useful, for example, to see why stall cycles are assigned to instructions that do not access memory. This tab is available for all analysis types, but only when you enable Save **Raw trace** data in the **Run Analysis** dialog.

Hover the mouse over a value to see additional information.

া 🕨 🏹											
→ demo_dspr_tc39 ⁄	Summ	ary Function	s Sour	ce Lines	Instructions Source	Disassembly Raw Tra	ice				
Result-1			₩ S	earch: 0x	80002d88	×	C:\Users\	name\workspac	e_prof\demo_dspr_tc39	\demo_dspr	_tc39\rawtrace-391-0.Em
Result-2	No	Timestamp	Ticks	OPoint	Origin	Operation	Data	Address	Function/Variable	Disassen	nbly
> 🗃 MemAnalysis-1	331	1 578	3	MCDS	MCDS COUNTER	COUNTER 3 (stall)	0x3	0x0			
	332	1 584	3	MCDS	MCDS COUNTER	COUNTER 3 (stall)	0x3	0x0			
	333	1.590	3	MCDS	MCDS COUNTER	COUNTER 3 (stall)	0x3	0x0			
	334	1.596	3	MCDS	MCDS COUNTER	COUNTER 3 (stall)	0x3	0x0			
	335	1,602	3	MCDS	MCDS COUNTER	COUNTER 3 (stall)	0x3	0x0			
	336	1,608	3	MCDS	MCDS COUNTER	COUNTER 3 (stall)	0x3	0x0			
	337	1,614	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	338	1,620	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	339	1,626	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	340	1,632	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	341	1,638	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	342	1,644	2	CPU0	CPU0	IP	0x0	0x80002d88	_start(\cstart.c)	jz.t	d15:0x1,0x80002d8
	343	1,648	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	344	1,654	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	345	1,660	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	346	1,666	3	CPU0	CPU0	IP	0x0	0x80002d84	_start(\cstart.c)	ld.bu	d15,[a2]0x6010
	347	1,672	1	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	348	1,674	1	CPU0	CPU0	IP	0x0	0x80002d88	_start(\cstart.c)	jz.t	d15:0x1,0x80002d8
	349	1,676	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	350	1,682	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	351	1,688	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0			
	352	1,694	1	CPU0	CPU0	IP	0x0	0x80002d84	_start(\cstart.c)	ld.bu	d15,[a2]0x6010

In the **Search** field you can enter an address to search for. All matches are marked with a gray bar. With the buttons you can navigate to the Next, Previous, First or Last occurrence.

If you double-click on a row, the Disassembly tab opens at the selected address.

The Raw Trace Data tab contains the following information:

Column	Description
No	The sequence number for every raw trace operation.
TimeStamp	The amount of clocks since the first traced IP record. 0 is start of analysis.
Ticks	The MCDS clock Ticks between trace messages. Please note that one Tick is equal to two CPU cycles.
OPoint	Displays the Observation Point of the trace data. The observation point is the physical data acquisition point inside the SoC (System-on-Chip). For example the CPU0, CPU1, SRI bus, and so on.
Origin	The origin of the activity. In most cases this is the same as OPoint.

Column	Description
Operation	The operation being executed but not on the level of assembler mnemonics for program trace. It displays a more abstract type of the operation. For example, IP_CALL, IP_RET, MEMORY_READ, MEMORY_WRITE or one of the internal performance counters COUNTER_x.
Data	The data written or read.
Address	The pointer of the instruction (IP) which is being executed. If the Operation column displays an R/W Operation, the Address column displays the address where data is read or written to.
Function/Variable	The function or variable at the given address.
Disassembly	The disassembly at the given address.

Example how to use raw trace data for analysis

- 1. Import the demo_concurrent example.
- 2. Run a One shot mode performance analysis with Save additional data Raw trace enabled.
- 3. Open the **Instructions** tab and sort the **Stalls** column.

Notice that near the top is a loop a4, 0x800022be instruction with a value of 123 stalls at address 0x800022c2.

Summary	Functions	Source Lines	Instructions	Source	Disassembly	Raw Trace					
Address	Disasse	mbly			Clocks	Covered	Branch Misses	ICache Misses	DCache Misses	Stalls \bigtriangledown	^
0x80002eb	0 ld.bu	d15,[a2](0x6010		53,800	\checkmark	-	-	-	24,204	
0x80002eb	4 jz.t	d15:0x1,0	x80002eb0		10,806	\checkmark	-	-	-	2,718	
0x8000376	6 10op	a15,0x800	003760		3,996	\checkmark	-	-	-	999	
0x8000376	0 1d.w	d15,[a2](0x0		3,998	\checkmark	-	-	-	999	
0x800022b	e ld.w	dl,[a2+]()x4		384	\checkmark	-	-	-	129	
0x800022c	2 100p	a4,0x8000)22be		326	√	-	-	13	123)
0x8000279	8 extr.u	a d4,d4,≢0	0,#0x8		200	√	-	-	-	81	

4. In the **Raw Trace Data** tab, enter the address 0x800022c2 in the **Search** box and search for the first occurrence.

When searching through the raw trace data, it shows that the previous executed instruction is at address $0 \times 800022 c0$.

Summa	ry Functions	Sour	ce Lines	Instructions Source	Disassembly Raw Tra	ce						
	<u>ک</u>	₽ Si	earch: 0x	800022c2	×	C:\Users\	name\workspac	e_prof\demo_concurre	nt_tc39\den	no_concurrent_tc39\rawtra	ce-1-0.EmbProfRav	w
No	Timestamp	Ticks	OPoint	Origin	Operation	Data	Address	Function/Variable	Disasser	mbly		^
15,872	69,920	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					
15,873	69,926	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					
15,874	69,932	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					
15,875	69,938	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					
15,876	69,944	1	CPU0	CPU0	IP	0x0	0x800022c0	_c_init_entry	st.w	[al2+]0x4,dl		
15,877	69,946	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					
15,878	69,952	2	CPU0	CPU0	IP	0x0	0x800022c2	_c_init_entry	loop	a4,0x800022be		
15,879	69,956	1	CPU0	CPU0	IP	0x0	0x800022be	_c_init_entry	ld.w	d1,[a2+]0x4		
15,880	69,958	1	MCDS	MCDS_COUNTER	COUNTER_0 (dcac	0x1	0x0					
15,881	69,960	-	CPU0	CPU0	IP	0x0	0x800022c2	_c_init_entry	loop	a4,0x800022be		
15,882	69,960	2	CPU0	CPU0	IP	0x0	0x800022be	_c_init_entry	ld.w	d1,[a2+]0x4		
15,883	69,964	1	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					
15,884	69,966	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					
15,885	69,972	3	MCDS	MCDS_COUNTER	COUNTER_3 (stall)	0x3	0x0					~

5. Double-click on the address and the view will switch to the **Disassembly** tab at the specified address, in this case st.w [a12+]0x4, d1.

Summary Functi	ons Source Li	nes Instru	uctions S	Source	Disassembly	Raw	Trace						
Function	Address	Disassem	bly				Clocks	Covered	Branch Misses	ICache Misses	DCache Misses	Stalls	^
_c_init_entry	0x800022ac	and	d0,d12,	,#0x3			-	-	-	-	-	-	
_c_init_entry	0x800022b0	sh	d15,d12	2,#-0x2	2		10	√	-	-	-	3	
_c_init_entry	0x800022b4	jz	d15,0x8	8000220	56		2	√	-	÷	-	÷	
_c_init_entry	0x800022b6	mov	d1,d15				2	\checkmark	-	-	-	-	
_c_init_entry	0x800022b8	mov.aa	a2,a13				10	√	-	-	-	3	
_c_init_entry	0x800022ba	add	d1,#-01	xl			2	√	-	-	1	-	
_c_init_entry	0x800022bc	mov.a	a4,dl				2	√	-	-	-	÷	
_c_init_entry	0x800022be	ld.w	dl,[a2+	+]0x4			384	\checkmark	-	-	-	129	
_c_init_entry	0x800022c0	st.w	[al2+](0x4,dl			34	√	-	-	-	18	
_c_init_entry	0x800022c2	loop	a4,0x80	000 22b e	e		326	√	-	-	13	123	
_c_init_entry	0x800022c4	addsc.a	a13,a13	3,d15,#	0x2		2	\checkmark	-	-	-	-	
_c_init_entry	0x800022c6	mov	d12,d0				2	\checkmark	-	-	-	-	
_c_init_entry	0x800022c8	jeq	d12,#01	x0,0x80	0002288		2	\checkmark	-	-	-	-	
_c_init_entry	0x800022cc	add	d12,#-0	0x1			-	-	-	-	-	-	

6.14. DMA Load Tab

The DMA Load tab shows a table with all the measured clocks and load percentages for a DMA Load analysis.

Summary DMA Load Timeline											
🗹 Details 🔽 Totals											
Channel	Period	Activations	Clocks ∇	Min Load %	Max Load %	Load %	Load	Remarks	^		
		4	2,080 (*)	-	57.8	6.93 (*)		(*) average of both engines			
1	18	-	614			61.4					
0	45	1	578			57.8					
0	18	-	542			54.2					
1	46	-	538			53.8					
1	45	1	506			50.6					
0	17	1	494			49.4					
0	46	-	466			46.6					
1	17	1	422			42.2					
0	1	-	-			-					
0	2	-	-			-					

Click on a column to sort the table according to the information in that column. For sub sorting keep the Ctrl key pressed while clicking on another column.

Uncheck the **Details** check box to hide the detail information. Uncheck the **Totals** check box to hide the totals (at least one of the 2 check boxes must be enabled, this will be forced by the program).

The totals over channels average the clocks and the load over both DMA engines. Which means a period with channel 1 50% busy on engine 1 and 25% on engine 2 shows as 75% total load for the channel, and as 37.5% load for DMA. Background info: a channel can only be busy on one engine at the time, while the DMA has a total capacity of two engines. Meaning that a single permanently busy channel uses 50% of the DMA.

Hover the mouse over a column to see additional information.

The DMA Load tab contains the following information:

Information	Description
Channel	The measured channel
Period	The measured period
Activations	The number of times a channel becomes active in a period
Clocks	The measured total clocks
Min Load %	The lowest measured load in percentage
Max Load %	The highest measured load in percentage
Load %	The average measured load in percentage
Load	The average measured load displayed as color in percentage

Reference

Information	Description
Remarks	Remarks

6.15. Timeline Tab

The Timeline tab shows timing information for a DMA Load analysis. It is only available if you enabled the **Timeline** checkbox in the Run DMA Load Analysis dialog.

Summary DMA Load Timeline																
Select: Visib	No	ne Sł	now: O	All OSe	lected 🤅	Active		\$	\$ ₿						?	•
- CPU	lfxDmai	BasicDemo	_run		XX.		(_flsbuf			(_flsbuf	<u>) _d</u>)))	(f)_flsb	uf <u>χ_</u>		flsbuf	XX
lfxDmaBasi																
doprint						1			1					1		<u></u>
_emitchar																
_flsbuf											1					
_io_putc																
fputc						L	Ļ									
printf		· · · · · · · · ·				Ī	fputc: 16,7	58-16,776	(duration	18)						
- DMA	(0		(0, 1													
<idle></idle>																
Channel 0																
Channel 1																
	16,500	16,550	16,600	16,650	16,700	16,758	16,800	16,850	16,900	16,950	17,000	17,050	17,100	17,150	17,200	17,250
L																/

Hover all buttons for information. Hover or click the top right question mark for all non-button options. Use the Select and Show buttons to filter on what you want to see.

There are two different sort of lines:

- group lines Show active values on the CPU or DMA. A group line shows as a diamond-shaped line.
- value lines Each line shows the value being active or not on the parent CPU or DMA. A value line shows as an n-shaped light grey active zone.

If you click on a line it becomes blue, meaning that it is the current line. With the green buttons you can jump to events on the current line.

A vertical blue line indicates the position on the timeline. Zoom in to make it more precise.

Depending on the zoom level there is detailed information about an event. Hovering will display time information for the event (or multiple events if events are really happening simultaneously for that CPU/DMA). Ctrl-left-click displays the information in a separate window. If zooming out leads to multiple

TASKING Embedded Profiler User Guide

consecutive events in a column, only the values are known, any order/timing/frequency information is lost (group line and value line both show as closed medium-gray box). Hovering will only display the values becoming active at least once in the column.

To measure the distance between events

1. Left-click on the first event you want to be part of the measurement.

The event becomes blue.

2. Right-click on the second event you want to be part of the measurement.

The event becomes green and between red lines the result of the measurement is shown.

Summary DMA Load Timeline											
Select: Visible None Show: O All O Selected O Active											
CPU				v-vv-v-			V V flabuf \				
- 00		no_run		<u>/~//~/-/</u>	sour	<u>^_<u>a</u><u>v</u>v</u>	۸۷ - ۱۱۶۵۵۱				
lfxDmaBasi											
_doprint				1							
_emitchar											
_flsbuf						1					
_io_putc							1				
fputc											
printf		I I									
- DMA	{0	<u> (</u> 0, 1		· · · · · · · · · ·							
<idle></idle>											
Channel 0											
Channel 1											
	16,500 16	,550 16,600 1	6,650 16,692 po	16,750 10	5,800 16,	16,890 (+1	98) 16,950				
<											